专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US6150696A Semiconductor substrate and method of fabricating semiconductor device 失效
公开(公告)号：US6150696A
公开(公告)日：2000-11-21
申请号：US55903
申请日：1998-04-07
申请人： Toshiaki Iwamatsu , Yasuo Yamaguchi , Takashi Ipposhi , Shigenobu Maeda , Yuichi Hirano
发明人： Toshiaki Iwamatsu , Yasuo Yamaguchi , Takashi Ipposhi , Shigenobu Maeda , Yuichi Hirano
IPC分类号： H01L21/02 , H01L21/84 , H01L27/12 , H01L27/01
CPC分类号： H01L27/1203 , H01L21/84
摘要： A semiconductor substrate and a method of fabricating a semiconductor device are provided. An oxide film (13) is formed by oxidizing an edge section and a lower major surface of an SOI substrate (10). This oxidizing step is performed in a manner similar to LOCOS (Local Oxide of Silicon) oxidation by using an oxide film (11) exposed on the edge section and lower major surface of the SOI substrate (10) as an underlying oxide film. Then, the thickness of the oxide film (13) is greater than that of the oxide film (11) on the edge section and lower major surface of the SOI substrate (10). The semiconductor substrate prevents particles of dust from being produced at the edge thereof.

12. 发明授权

US07608879B2 Semiconductor device including a capacitance 有权
标题翻译：包括电容的半导体装置
公开(公告)号：US07608879B2
公开(公告)日：2009-10-27
申请号：US11840612
申请日：2007-08-17
申请人： Shigenobu Maeda , Takashi Ipposhi , Yuuichi Hirano
发明人： Shigenobu Maeda , Takashi Ipposhi , Yuuichi Hirano
IPC分类号： H01L29/94
CPC分类号： H01L21/84 , H01L27/0629 , H01L27/0808 , H01L27/0811 , H01L27/1203 , H01L29/66181 , H01L29/66545 , H01L29/94
摘要： It is an object to obtain a semiconductor device including a capacitance having a great Q-value. In an SOI substrate comprising a support substrate (165), a buried oxide film (166) and an SOI layer (171), an isolating oxide film 167 (167a to 167c) is selectively formed in an upper layer portion of the SOI layer (171) with a part of the SOI layer (171) remaining as a P− well region (169). Consequently, an isolation (partial isolation) structure is obtained. An N+ diffusion region (168) is formed in the SOI layer (171) between the isolating oxide films (167a) and (167b) and a P+ diffusion region (170) is formed in the SOI layer (171) between the isolating oxide films (167b) and (167c). Consequently, there is obtained a junction type variable capacitance (C23) having a PN junction surface of the P− well region (169) provided under the isolating oxide film (167b) and the N+ diffusion region (168).
摘要翻译：本发明的目的是获得包括具有大Q值的电容的半导体器件。在包括支撑衬底（165），掩埋氧化膜（166）和SOI层（171）的SOI衬底中，在SOI层的上层部分中选择性地形成隔离氧化膜167（167a至167c） 171）与SOI层（171）的一部分保持为P-阱区域（169）。因此，获得隔离（部分隔离）结构。在隔离氧化膜（167a）和（167b）之间的SOI层（171）中形成N +扩散区（168），在SOI层（171）中形成P +扩散区（170）（167b）和（167c）。因此，获得了在隔离氧化膜（167b）和N +扩散区（168）之下具有P-阱区（169）的PN结表面的结型可变电容（C23）。

13. 发明授权

US07556997B2 Method of manufacturing semiconductor device having impurity region under isolation region 有权
标题翻译：制造在隔离区域具有杂质区域的半导体器件的制造方法
公开(公告)号：US07556997B2
公开(公告)日：2009-07-07
申请号：US11907864
申请日：2007-10-18
申请人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
发明人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
IPC分类号： H01L21/8238
CPC分类号： H01L29/78615 , H01L21/76283 , H01L21/823878 , H01L21/84 , H01L27/1203 , H01L2924/0002 , H01L2924/00
摘要： In formation of a source/drain region of an NMOS transistor, a gate-directional extension region of an N+ block region in an N+ block resist film prevents a well region located under the gate-directional extension region from implantation of an N-type impurity. A high resistance forming region, which is the well region having a possibility for implantation of an N-type impurity on a longitudinal extension of a gate electrode , can be formed as a high resistance forming region narrower than a conventional high resistance forming region . Thus, a semiconductor device having a partially isolated body fixed SOI structure capable of reducing body resistance and a method of manufacturing the same are obtained.
摘要翻译：在形成NMOS晶体管的源极/漏极区域中，N +块抗蚀剂膜51中的N +块区域41的栅极延伸区域<41a>防止位于栅极下方的阱区域11 从N型杂质的注入开始的方向延伸区域41a。可以形成具有在栅电极9的纵向延伸上注入N型杂质的可能性的具有高电阻形成区域的高电阻形成区域，比传统的高电阻形成区域。因此，获得具有能够降低体电阻的部分隔离体固定的SOI结构的半导体器件及其制造方法。

14. 发明授权

US07494883B2 Semiconductor device having a trench isolation and method of fabricating the same 失效
标题翻译：具有沟槽隔离的半导体器件及其制造方法
公开(公告)号：US07494883B2
公开(公告)日：2009-02-24
申请号：US11543213
申请日：2006-10-05
申请人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
发明人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
IPC分类号： H01L21/336
CPC分类号： H01L21/2652 , H01L21/76264 , H01L21/76283 , H01L21/84 , H01L27/1203
摘要： The present invention provides a method of fabricating a semiconductor device in which deterioration in a transistor characteristic is prevented by preventing a channel stop implantation layer from being formed in an active region. A resist mask is formed so as to have an opening over a region in which a PMOS transistor is formed. Channel stop implantation is performed with energy by which ions pass through a partial isolation oxide film and a peak of an impurity profile is generated in an SOI layer, thereby forming a channel stop layer in the SOI layer under the partial isolation oxide film, that is, an isolation region. An impurity to be implanted here is an N-type impurity. In the case of using phosphorus, its implantation energy is set to, for example, 60 to 120 keV, and the density of the channel stop layer is set to 1×1017 to 1×1019/cm3. At this time, the impurity of channel stop implantation is not stopped in the SOI layer corresponding to the active region.
摘要翻译：本发明提供一种制造半导体器件的方法，其中通过防止在有源区中形成沟道阻挡注入层来防止晶体管特性的劣化。形成抗蚀剂掩模，以便在形成PMOS晶体管的区域上具有开口。通过离子通过部分隔离氧化膜的能量进行沟道停止注入，在SOI层中产生杂质分布的峰，从而在部分隔离氧化膜的SOI层内形成沟道停止层，即，隔离区域。这里要植入的杂质是N型杂质。在使用磷的情况下，其注入能量设定为例如60〜120keV，通道阻挡层的密度为1×10 17〜1×10 19 / cm 3。此时，沟道停止注入的杂质在与有源区对应的SOI层中不停止。

15. 发明授权

US07470582B2 Method of manufacturing semiconductor device having impurity region under isolation region 失效
标题翻译：制造在隔离区域具有杂质区域的半导体器件的制造方法
公开(公告)号：US07470582B2
公开(公告)日：2008-12-30
申请号：US11907857
申请日：2007-10-18
申请人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
发明人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
IPC分类号： H01L21/8238
CPC分类号： H01L29/78615 , H01L21/76283 , H01L21/823878 , H01L21/84 , H01L27/1203 , H01L2924/0002 , H01L2924/00
摘要： In formation of a source/drain region of an NMOS transistor, a gate-directional extension region of an N+ block region in an N+ block resist film prevents a well region located under the gate-directional extension region from implantation of an N-type impurity. A high resistance forming region, which is the well region having a possibility for implantation of an N-type impurity on a longitudinal extension of a gate electrode , can be formed as a high resistance forming region narrower than a conventional high resistance forming region . Thus, a semiconductor device having a partially isolated body fixed SOI structure capable of reducing body resistance and a method of manufacturing the same are obtained.
摘要翻译：在形成NMOS晶体管的源极/漏极区域中，N +块抗蚀剂膜51中的N +块区域41的栅极延伸区域<41a>防止位于栅极下方的阱区域11 从N型杂质的注入开始的方向延伸区域41a。可以形成具有在栅电极9的纵向延伸上注入N型杂质的可能性的具有高电阻形成区域的高电阻形成区域，比传统的高电阻形成区域。因此，获得具有能够降低体电阻的部分隔离体固定SOI结构的半导体器件及其制造方法。

16. 发明申请

US20070034952A1 Method of manufacturing semiconductor device having impurity region under isolation region 有权
标题翻译：制造在隔离区域具有杂质区域的半导体器件的制造方法
公开(公告)号：US20070034952A1
公开(公告)日：2007-02-15
申请号：US11493529
申请日：2006-07-27
申请人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
发明人： Shigenobu Maeda , Toshiaki Iwamatsu , Takashi Ipposhi
IPC分类号： H01L27/12 , H01L29/00
CPC分类号： H01L29/78615 , H01L21/76283 , H01L21/823878 , H01L21/84 , H01L27/1203 , H01L2924/0002 , H01L2924/00
摘要： In formation of a source/drain region of an NMOS transistor, a gate-directional extension region of an N+ block region in an N+ block resist film prevents a well region located under the gate-directional extension region from implantation of an N-type impurity. A high resistance forming region, which is the well region having a possibility for implantation of an N-type impurity on a longitudinal extension of a gate electrode , can be formed as a high resistance forming region narrower than a conventional high resistance forming region . Thus, a semiconductor device having a partially isolated body fixed SOI structure capable of reducing body resistance and a method of manufacturing the same are obtained.
摘要翻译：在形成NMOS晶体管的源极/漏极区域的情况下，在N + +块区域中的N + +块区域<41>的栅极方向延伸区域抗蚀剂膜<51>防止位于栅极方向延伸区域41a之下的阱区11注入N型杂质。作为高电阻形成区域，其是具有在栅电极9的纵向延伸上注入N型杂质的可能性的阱区域11，可以形成为高电阻形成区域比传统的高电阻形成区域窄。因此，获得具有能够降低体电阻的部分隔离体固定的SOI结构的半导体器件及其制造方法。

17. 发明申请

US20050167673A1 Thin-film transistor and method of fabricating the same 失效
标题翻译：薄膜晶体管及其制造方法
公开(公告)号：US20050167673A1
公开(公告)日：2005-08-04
申请号：US11078581
申请日：2005-03-14
申请人： Shigeto Maegawa , Takashi Ipposhi , Toshiaki Iwamatsu , Shigenobu Maeda , Il-Jung Kim , Kazuhito Tsutsumi , Hirotada Kuriyama , Yoshiyuki Ishigaki , Motomu Ukita , Toshiaki Tsutsumi
发明人： Shigeto Maegawa , Takashi Ipposhi , Toshiaki Iwamatsu , Shigenobu Maeda , Il-Jung Kim , Kazuhito Tsutsumi , Hirotada Kuriyama , Yoshiyuki Ishigaki , Motomu Ukita , Toshiaki Tsutsumi
IPC分类号： H01L21/265 , H01L21/336 , H01L27/11 , H01L27/12 , H01L29/417 , H01L29/45 , H01L29/786 , H01L29/04
CPC分类号： H01L29/78609 , H01L27/124 , H01L29/41733 , H01L29/458 , H01L29/66757 , H01L29/78618 , H01L29/78624 , H01L29/78639
摘要： Provided are a thin-film transistor formed by connecting polysilicon layers having different conductivity types with each other which prevents occurrence of inconvenience resulting from diffusion of impurities and a method of fabricating the same. A drain (6), a channel (7) and a source (8) are integrally formed on a surface of a second oxide film (4) by polysilicon. The drain (6) is formed to be connected with a pad layer (3) (second polycrystalline semiconductor layer) through a contact hole (5) which is formed to reach an upper surface of the pad layer (3). The pad layer (3) positioned on a bottom portion of the contact hole (5) (opening) is provided with a boron implantation region BR.
摘要翻译：提供了通过将具有不同导电类型的多晶硅层彼此连接而形成的薄膜晶体管，其防止由杂质扩散引起的不便的发生及其制造方法。漏极（6），沟道（7）和源极（8）通过多晶硅一体地形成在第二氧化膜（4）的表面上。漏极（6）形成为通过形成为到达焊盘层（3）的上表面的接触孔（5）与焊盘层（3）（第二多晶半导体层）连接。定位在接触孔（5）（开口）的底部的衬垫层（3）设置有硼注入区域BR。

18. 发明申请

US20050156242A1 Semiconductor device, method of manufacturing same and method of designing same 有权
公开(公告)号：US20050156242A1
公开(公告)日：2005-07-21
申请号：US11034938
申请日：2005-01-14
申请人： Yasuo Yamaguchi , Shigeto Maegawa , Takashi Ipposhi , Toshiaki Iwamatsu , Shigenobu Maeda , Yuuichi Hirano , Takuji Matsumoto , Shoichi Miyamoto
发明人： Yasuo Yamaguchi , Shigeto Maegawa , Takashi Ipposhi , Toshiaki Iwamatsu , Shigenobu Maeda , Yuuichi Hirano , Takuji Matsumoto , Shoichi Miyamoto
IPC分类号： H01L21/762 , H01L21/331 , H01L21/8238 , H01L21/84 , H01L27/01 , H01L27/08 , H01L27/092 , H01L27/12 , H01L29/786 , H01L31/00
CPC分类号： H01L21/84 , H01L27/1203
摘要： A partial oxide film (31) with well regions formed therebeneath isolates transistor formation regions in an SOI layer (3) from each other. A p-type well region (11) is formed beneath part of the partial oxide film (31) which isolates NMOS transistors from each other, and an n-type well region (12) is formed beneath part of the partial oxide film (31) which isolates PMOS transistors from each other. The p-type well region (11) and the n-type well region (12) are formed in side-by-side relation beneath part of the partial oxide film (31) which provides isolation between the NMOS and PMOS transistors. A body region is in contact with the well region (11) adjacent thereto. An interconnect layer formed on an interlayer insulation film (4) is electrically connected to the body region through a body contact provided in the interlayer insulation film (4). A semiconductor device having an SOI structure reduces a floating-substrate effect.

19. 发明申请

US20050101091A1 Semiconductor device having a trench isolation and method of fabricating the same 失效
标题翻译：具有沟槽隔离的半导体器件及其制造方法
公开(公告)号：US20050101091A1
公开(公告)日：2005-05-12
申请号：US11011655
申请日：2004-12-15
申请人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
发明人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
IPC分类号： H01L21/76 , H01L21/336 , H01L21/762 , H01L21/84 , H01L27/08 , H01L27/12 , H01L29/786 , H01L21/8242 , H01L21/8234
CPC分类号： H01L21/2652 , H01L21/76264 , H01L21/76283 , H01L21/84 , H01L27/1203
摘要： The present invention provides a method of fabricating a semiconductor device in which deterioration in a transistor characteristic is prevented by preventing a channel stop implantation layer from being formed in an active region. A resist mask is formed so as to have an opening over a region in which a PMOS transistor is formed. Channel stop implantation is performed with energy by which ions pass through a partial isolation oxide film and a peak of an impurity profile is generated in an SOI layer, thereby forming a channel stop layer in the SOI layer under the partial isolation oxide film, that is, an isolation region. An impurity to be implanted here is an N-type impurity. In the case of using phosphorus, its implantation energy is set to, for example, 60 to 120 keV, and the density of the channel stop layer is set to 1×1017 to 1×1019/cm3. At this time, the impurity of channel stop implantation is not stopped in the SOI layer corresponding to the active region.
摘要翻译：本发明提供一种制造半导体器件的方法，其中通过防止在有源区中形成沟道阻挡注入层来防止晶体管特性的劣化。形成抗蚀剂掩模，以便在形成PMOS晶体管的区域上具有开口。通过离子通过部分隔离氧化膜的能量进行沟道停止注入，在SOI层中产生杂质分布的峰，从而在部分隔离氧化膜的SOI层内形成沟道停止层，即，隔离区域。这里要植入的杂质是N型杂质。在使用磷的情况下，其注入能量设定为例如60至120keV，并且通道阻挡层的密度设定为1×10 17至1×10 19 / SUP> / cm 3。此时，沟道停止注入的杂质在与有源区对应的SOI层中不停止。

20. 发明授权

US06875663B2 Semiconductor device having a trench isolation and method of fabricating the same 失效
标题翻译：具有沟槽隔离的半导体器件及其制造方法
公开(公告)号：US06875663B2
公开(公告)日：2005-04-05
申请号：US10237022
申请日：2002-09-09
申请人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
发明人： Toshiaki Iwamatsu , Takashi Ipposhi , Takuji Matsumoto , Shigenobu Maeda
IPC分类号： H01L21/76 , H01L21/336 , H01L21/762 , H01L21/84 , H01L27/08 , H01L27/12 , H01L29/786
CPC分类号： H01L21/2652 , H01L21/76264 , H01L21/76283 , H01L21/84 , H01L27/1203
摘要： The present invention provides a method of fabricating a semiconductor device in which deterioration in a transistor characteristic is prevented by preventing a channel stop implantation layer from being formed in an active region. A resist mask is formed so as to have an opening over a region in which a PMOS transistor is formed. Channel stop implantation is performed with energy by which ions pass through a partial isolation oxide film and a peak of an impurity profile is generated in an SOI layer, thereby forming a channel stop layer in the SOI layer under the partial isolation oxide film, that is, an isolation region. An impurity to be implanted here is an N-type impurity. In the case of using phosphorus, its implantation energy is set to, for example, 60 to 120 keV, and the density of the channel stop layer is set to 1×1017 to 1×1019/cm3. At this time, the impurity of channel stop implantation is not stopped in the SOI layer corresponding to the active region.
摘要翻译：本发明提供一种制造半导体器件的方法，其中通过防止在有源区中形成沟道阻挡注入层来防止晶体管特性的劣化。形成抗蚀剂掩模，以便在形成PMOS晶体管的区域上具有开口。通过离子通过部分隔离氧化膜的能量进行沟道停止注入，在SOI层中产生杂质分布的峰，从而在部分隔离氧化膜的SOI层内形成沟道停止层，即，隔离区域。这里要植入的杂质是N型杂质。在使用磷的情况下，其注入能量设定为例如60至120keV，并且通道阻挡层的密度设定为1×10 17至1×10 19 / cm 3。此时，沟道停止注入的杂质在与有源区对应的SOI层中不停止。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式