会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 17. 发明授权
    • Addition control system
    • 加法控制系统
    • US3976866A
    • 1976-08-24
    • US609698
    • 1975-09-02
    • Masanori MotegiKeiichiro UchidaMinoru KoshinoTakatoshi MuraokaShigeru Nagasawa
    • Masanori MotegiKeiichiro UchidaMinoru KoshinoTakatoshi MuraokaShigeru Nagasawa
    • G06F7/38G06F7/50G06F7/505G06F7/385
    • G06F7/505G06F2207/3836G06F7/4991
    • A system for controlling the addition of signed binary numbers represented with N bits, of the 2's complement notation, is disclosed which includes addend and augend sign control circuits, and an adder circuit comprising a carry save adder and a carry proper gate adder. The addend sign control circuit receives an operation command sign signal (B, --B, .vertline.B.vertline. or --.vertline.B.vertline.) for the addend, which designates the addend of the certain type (B, .vertline.B.vertline. or --.vertline.--B.vertline.) to be applied directly to the carry save adder and designates the addend of another type (--B, .vertline.--B.vertline. or --.vertline.B.vertline.) to be applied to the carry save adder through a 1's complementer. The augend sign control circuit functions similarly for the augend being applied to the carry save adder. A corrective number (0, 1 or 2) is applied to the adder circuit which corresponds to neither, one, or both the addend and augend being applied to the adder circuit through their respective 1's complementer.
    • 公开了一种用于控制由2位补码表示的N位表示的有符号二进制数的加法的系统,其包括加数和加数符号控制电路,以及包括进位存储加法器和进位本门加法器的加法器电路。 加数符号控制电路接收用于加法器的操作命令符号信号(B,-B,| B或-BB),其指定特定类型的加数(B,| B |或 - )直接应用于进位存储加法器,并通过1的补码器指定要应用于进位保存加法器的另一种类型(-B,| -B|或-BB)的加数。 加法符号控制电路的功能类似于加法器应用于进位保存加法器。 校正号码(0,1或2)被施加到加法器电路,对应于加法器电路和加法器电路两者之一,加法器和加法器都不通过其相应的1的补码器。