会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 15. 发明授权
    • Apparatus for and method of measuring a peak jitter
    • 用于测量峰值抖动的装置和方法
    • US06460001B1
    • 2002-10-01
    • US09538135
    • 2000-03-29
    • Takahiro YamaguchiMasahiro IshidaMani Soma
    • Takahiro YamaguchiMasahiro IshidaMani Soma
    • G06F1900
    • G01R29/26H04L1/205
    • An input clock signal is transformed into a complex analytic signal zc(t) by an analytic signal transforming means 13 and an instantaneous phase of its real part xc(t) is estimated using the analytic signal zc(t). A linear phase is removed from the instantaneous phase to obtain a phase noise waveform &Dgr;&phgr;(t). A peak value &Dgr;&phgr;max of absolute values of the &Dgr;&phgr;(t) is obtained, and 4&Dgr;&phgr;max is defined as the worst value of period jitter of the input signal. The &Dgr;&phgr;(t) is sampled at a timing close to a zero-crossing point of the xc(t) to extract the sample value. A differential between adjacent samples is obtained in the sequential order to calculate a root-mean-square value of the differentials (period jitters). An exp(−(2&Dgr;&phgr;max)2/(2&sgr;j2)) is calculated from the mean-square value &sgr;j and 2&Dgr;&phgr;max, and the calculated value is defined as a probability that a period jitter exceeds 2&Dgr;&phgr;max.
    • 通过分析信号变换装置13将输入时钟信号变换为复数分析信号zc(t),并使用分析信号zc(t)估计其实部xc(t)的瞬时相位。 从瞬时相位除去线性相位以获得相位噪声波形DELTAphi(t)。 获得DELTAphi(t)绝对值的峰值DELTAphimax,将4DELTAphimax定义为输入信号周期抖动的最差值。 在接近xc(t)的过零点的定时采样DELTA(t),以提取样本值。 按顺序获得相邻样本之间的差分,以计算差分的均方根(周期抖动)。 根据平均值sigmaj和2DELTAphimax计算出exp( - (2DELTAphimax)2 /(2sigmaj2)),计算出的值被定义为周期抖动超过2DELTAphimax的概率。
    • 16. 发明授权
    • Apparatus for and method of detecting a delay fault in a phase-locked loop circuit
    • 检测锁相环电路延时故障的装置及方法
    • US06400129B1
    • 2002-06-04
    • US09494321
    • 2000-01-28
    • Takahiro YamaguchiMasahiro IshidaMani Soma
    • Takahiro YamaguchiMasahiro IshidaMani Soma
    • G01R2500
    • G01R31/3016G01R25/00G01R31/2839
    • There is provided a method and an apparatus for detecting a delay fault in a phase-locked loop circuit. A frequency impulse is applied to the PLL circuit under test as a reference clock, and a waveform of a signal outputted from the PLL circuit under test is transformed to an analytic signal to estimate its instantaneous phase. A linear phase is estimated from the estimated instantaneous phase, and the estimated linear phase is removed from the estimated instantaneous phase to obtain a fluctuation term of the instantaneous phase. A delay fault is detected by comparing a time duration during which the PLL circuit stays in a state of oscillating a certain frequency with the time duration during which a fault-free PLL circuit stays in a state of oscillating a certain frequency.
    • 提供了一种用于检测锁相环电路中的延迟故障的方法和装置。 对被测定的PLL电路施加频率脉冲作为参考时钟,将从被测PLL PLL输出的信号的波形变换为分析信号,估计其瞬时相位。 从估计的瞬时相位估计线性相位,并且从估计的瞬时相位去除估计的线性相位以获得瞬时相位的波动项。 通过比较PLL电路停留在某个频率的振荡状态的持续时间与无故障PLL电路停留在某个频率的振荡状态的持续时间来检测延迟故障。
    • 20. 发明授权
    • Test apparatus and test method for testing a device under test
    • 用于测试被测设备的测试设备和测试方法
    • US07313496B2
    • 2007-12-25
    • US11056330
    • 2005-02-11
    • Masahiro IshidaTakahiro YamaguchiMani Soma
    • Masahiro IshidaTakahiro YamaguchiMani Soma
    • G01D3/00G01R27/28
    • G01R31/31709G01R31/2882G01R31/31716
    • A testing apparatus for testing a device under test (DUT) includes a performance board; a main frame for generating a test signal for testing the DUT and determining pass/fail of the DUT based on an output signal output by the DUT; a pin electronics between the main frame and the performance board and performs sending and receiving signals between the main frame and the DUT; a deterministic jitter injecting unit for receiving the output signal without passing through the pin electronics and inputting a loop signal, which is the received output signal into which a deterministic jitter is injected, to an input pin of the DUT without passing through the pin electronics; and a switching unit for determining whether the input pin of the DUT is provided with the test signal output by the pin electronics or the loop signal output by the deterministic jitter injecting unit.
    • 用于测试被测设备(DUT)的测试设备包括一个性能板; 用于产生用于测试DUT的测试信号和根据DUT输出的输出信号确定DUT的通过/失败的主框架; 在主框架和执行板之间的引脚电子设备,并在主框架和DUT之间执行发送和接收信号; 确定性抖动注入单元,用于在不通过引脚电子装置的情况下接收输出信号,并将作为所注入的确定性抖动的接收输出信号的环路信号输入到DUT的输入引脚,而不通过引脚电子器件; 以及用于确定DUT的输入引脚是否具有由引脚电子器件输出的测试信号或由确定性抖动注入单元输出的环路信号的开关单元。