专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20070097902A1 Differential clock recovery in packet networks 有权
标题翻译：分组网络中的差分时钟恢复
公开(公告)号：US20070097902A1
公开(公告)日：2007-05-03
申请号：US11294146
申请日：2005-12-05
申请人： James Aweya , Michel Ouellette , Delfin Montuno , Kent Felske
发明人： James Aweya , Michel Ouellette , Delfin Montuno , Kent Felske
IPC分类号： H04B7/212
CPC分类号： H04J3/0658
摘要： Where a common network clock is available at both a TDM receiver and a TDM transmitter which communicate via a packet network, differential clock recovery can be accomplished by matching the number of service clock pulses in a network reference clock period at the transmitter and receiver. In one embodiment the transmitter need only send a counter value from a counter that is clocked and reset, respectively, by the service clock and network reference clock, thereby allowing use of different types of oscillators, both analog and digital, to be implemented at the transmitter and receiver. The technique is also general enough to be applied in a wide variety of packet networks including but not limited to IP, MPLS and Ethernet. In an alternative embodiment, a faster derived network clock fdnc drives both the transmitter and receiver counters, which in turn are reset, respectively by the slower transmitter service clock fsc and slower receiver service clock frc.
摘要翻译：在通过分组网络进行通信的TDM接收机和TDM发射机都可以使用公共网络时钟的情况下，差分时钟恢复可以通过在发射机和接收机的网络参考时钟周期内匹配服务时钟脉冲的数量来实现。在一个实施例中，发射机仅需要通过服务时钟和网络参考时钟分别从计时器发送计数器值并将其复位，从而允许使用不同类型的模拟和数字振荡器来实现发射机和接收机。该技术也足以应用于各种分组网络，包括但不限于IP，MPLS和以太网。在替代实施例中，更快的导出网络时钟fndnc驱动发射机和接收机计数器，发射机和接收机计数器又分别由较慢的发射机业务时钟f SC和较慢的接收机服务时钟f 。

12. 发明申请

US20060242445A1 Method and apparatus for designing a PLL 失效
公开(公告)号：US20060242445A1
公开(公告)日：2006-10-26
申请号：US11394705
申请日：2006-03-31
申请人： James Aweya , Delfin Montuno , Michel Ouellette , Kent Felske
发明人： James Aweya , Delfin Montuno , Michel Ouellette , Kent Felske
IPC分类号： H03D3/24 , G06F1/12
CPC分类号： H03L7/08 , H03L2207/50
摘要： A method and apparatus for designing a PLL enables initial component characteristics and design specifications of the PLL to be specified. Time constants for a loop filter that would be required to create a PLL having the desired design specifications and component characteristics are then computed. The performance or behavior characteristics of the PLL may then be computed for the PLL given the time constants and the initial set of components, to determine whether the performance of the PLL would be considered satisfactory. For example, PLL design software may determine whether a PLL would be sufficiently stable if it was to be created using the particular selected components given the required design specifications. Where the PLL does not meet particular behavior characteristics, the PLL design software may provide guidance as to what component characteristics would improve performance of the PLL. Designed PLLs may be used for timestamp based clock synchronization.

13. 发明申请

US20060056560A1 Method and apparatus for synchronizing internal state of frequency generators on a communications network 失效
公开(公告)号：US20060056560A1
公开(公告)日：2006-03-16
申请号：US11172100
申请日：2005-06-30
申请人： James Aweya , Delfin Montuno , Michel Ouellette , Kent Felske
发明人： James Aweya , Delfin Montuno , Michel Ouellette , Kent Felske
IPC分类号： H04L7/00
CPC分类号： H03L7/0992 , H04J3/0664
摘要： A first level of control over operation of slave Digitally Controlled Frequency Selectors (DCFSs), such as DCOs or DDSs, may occur by periodic transmission of control words from the master clock to the slave clocks. To allow enhanced control over the output of the slave clocks, the frequency of the local oscillator used to generate the synthesized output of the master clock may also be conveyed to the slave clocks to allow a second level of control to take place. The second level of control allows the local oscillators at the slave clocks to lock onto the frequency of the master local oscillator to thereby allow the slave local oscillators to operate the slave DCFSs using the same local oscillator frequency. The first level of control synchronizes operation of the DCFSs while the second level control prevents instabilities in the local oscillators from causing long term drift between the slave and master clock outputs. Timestamps may be used to synchronize the master and slave local oscillators.

14. 发明授权

US07277391B1 Active queue management using proportional control and rate-based information 有权
标题翻译：使用比例控制和基于速率的信息进行活动队列管理
公开(公告)号：US07277391B1
公开(公告)日：2007-10-02
申请号：US10426763
申请日：2003-04-30
申请人： James Aweya , Michel Ouellette , Delfin Montuno , Kent Felske
发明人： James Aweya , Michel Ouellette , Delfin Montuno , Kent Felske
IPC分类号： G01R31/08
CPC分类号： H04L47/10 , H04L47/12 , H04L47/32
摘要： Disclosed is an Active Queue Management method and apparatus which uses traffic rate information for congestion control. Using a nonlinear fluid-flow model of Traffic Control Protocol, a proportional controller in a closed loop configuration with gain settings characterized for stable operation allows a matching of the aggregate rate of the active TCP connections to the available capacity. Further disclosed is a method for calculation of the regime of gains for which stable operation of a given network obtains. This approach allows for capacity matching while maintaining minimal queue size and high link utilization.
摘要翻译：公开了一种使用业务速率信息进行拥塞控制的活动队列管理方法和装置。使用流量控制协议的非线性流体流模型，闭环配置中的比例控制器具有用于稳定操作的增益设置，允许活动TCP连接的总速率与可用容量的匹配。进一步公开了一种用于计算给定网络的稳定运行获得的增益方案的方法。这种方法允许容量匹配，同时保持最小的队列大小和高的链路利用率。

15. 发明授权

US07996895B2 Method and apparatus for protecting networks from unauthorized applications 有权
标题翻译：保护网络免受未经授权的应用的方法和装置
公开(公告)号：US07996895B2
公开(公告)日：2011-08-09
申请号：US11277555
申请日：2006-03-27
申请人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
发明人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
IPC分类号： G06F11/00
CPC分类号： H04L67/104 , H04L63/0227 , H04L63/145 , H04L67/1085
摘要： A traffic controller is provided which integrates black-box tests of unauthorized applications to extract application characteristics from associated Internet traffic, exploits the networking information learned by host clients, actively scans and controls hosts on the corporate network, and dynamically configures a corporate firewall to block traffic to and from critical application network elements. As a result, the traffic controller effectively manages unauthorized applications and their associated traffic in a corporate environment.
摘要翻译：提供流量控制器，集成了未经授权的应用程序的黑匣子测试，从相关的Internet流量中提取应用特征，利用主机客户学习的网络信息，主动扫描和控制企业网络上的主机，并动态配置企业防火墙以阻止来往关键应用网络元件的流量。因此，流量控制器可有效地管理未经授权的应用程序及其在企业环境中的相关流量。

16. 发明授权

US08230513B2 Method and apparatus for protecting networks from unauthorized applications 有权
标题翻译：用于保护网络免受未经授权的应用的方法和设备
公开(公告)号：US08230513B2
公开(公告)日：2012-07-24
申请号：US13169627
申请日：2011-06-27
申请人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
发明人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
IPC分类号： H04L29/06
CPC分类号： H04L67/104 , H04L63/0227 , H04L63/145 , H04L67/1085
摘要： A traffic controller is provided which integrates black-box tests of unauthorized applications to extract application characteristics from associated Internet traffic, exploits the networking information learned by host clients, actively scans and controls hosts on the corporate network, and dynamically configures a corporate firewall to block traffic to and from critical application network elements. As a result, the traffic controller effectively manages unauthorized applications and their associated traffic in a corporate environment.
摘要翻译：提供流量控制器，集成了未经授权的应用程序的黑匣子测试，从相关的Internet流量中提取应用特征，利用主机客户学习的网络信息，主动扫描和控制企业网络上的主机，并动态配置企业防火墙以阻止来往关键应用网络元件的流量。因此，流量控制器可有效地管理未经授权的应用程序及其在企业环境中的相关流量。

17. 发明申请

US20110320596A1 Method and Apparatus for Protecting Networks from Unauthorized Applications 有权
标题翻译：用于保护网络免受未经授权的应用的方法和装置
公开(公告)号：US20110320596A1
公开(公告)日：2011-12-29
申请号：US13169627
申请日：2011-06-27
申请人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
发明人： Wenfeng Chen , Michel Ouellette , Delfin Montuno , Kent Felske
IPC分类号： G06F15/173
CPC分类号： H04L67/104 , H04L63/0227 , H04L63/145 , H04L67/1085
摘要： A traffic controller is provided which integrates black-box tests of unauthorized applications to extract application characteristics from associated Internet traffic, exploits the networking information learned by host clients, actively scans and controls hosts on the corporate network, and dynamically configures a corporate firewall to block traffic to and from critical application network elements. As a result, the traffic controller effectively manages unauthorized applications and their associated traffic in a corporate environment.
摘要翻译：提供流量控制器，集成了未经授权的应用程序的黑匣子测试，从相关的Internet流量中提取应用特征，利用主机客户学习的网络信息，主动扫描和控制企业网络上的主机，并动态配置企业防火墙以阻止来往关键应用网络元件的流量。因此，流量控制器可有效地管理未经授权的应用程序及其在企业环境中的相关流量。

18. 发明授权

US07409020B1 Technique for filter-enhanced clock synchronization 失效
标题翻译：滤波增强时钟同步技术
公开(公告)号：US07409020B1
公开(公告)日：2008-08-05
申请号：US10732532
申请日：2003-12-11
申请人： Aneta Wyrzykowska , Kah Ming Soh , James Aweya , Delfin Montuno , Michel Ouellette
发明人： Aneta Wyrzykowska , Kah Ming Soh , James Aweya , Delfin Montuno , Michel Ouellette
IPC分类号： H04B1/10
CPC分类号： H03L7/093 , H04J3/0632
摘要： A technique for filter-enhanced clock synchronization is disclosed. In one particular exemplary embodiment, the technique may be realized by/as a method for filter-enhanced clock synchronization. The method comprises subjecting a clock error signal to a first exponentially weighted moving average (EWMA) filter to generate a first output signal, where the first EWMA filter comprises a first gain element. And the method further comprises subjecting the first output signal to a second EWMA filter to generate a second output signal, where the second EWMA filter comprises a second gain element and the second EWMA filter is coupled with a feedback loop having a delay element and a summing junction.
摘要翻译：公开了一种用于滤波器增强时钟同步的技术。在一个特定的示例性实施例中，该技术可以通过/作为滤波器增强时钟同步的方法来实现。该方法包括使时钟误差信号经受第一指数加权移动平均（EWMA）滤波器以产生第一输出信号，其中第一EWMA滤波器包括第一增益元件。并且该方法还包括使第一输出信号经受第二EWMA滤波器以产生第二输出信号，其中第二EWMA滤波器包括第二增益元件，而第二EWMA滤波器与具有延迟元件的反馈回路耦合，交界处

19. 发明授权

US07286485B1 Queue based multi-level AQM with drop precedence differentiation 失效
标题翻译：基于队列的多级AQM具有丢弃优先级差异化
公开(公告)号：US07286485B1
公开(公告)日：2007-10-23
申请号：US10680654
申请日：2003-10-07
申请人： Michel Ouellette , James Aweya , Abel Dasylva , Delfin Montuno
发明人： Michel Ouellette , James Aweya , Abel Dasylva , Delfin Montuno
IPC分类号： H04J1/16 , H04J3/16 , H04L1/00 , H04L12/26 , H04L12/54
CPC分类号： H04L47/30 , H04L47/10 , H04L47/263 , H04L47/32
摘要： Disclosed is a queue based multi-level Active Queue Management with drop precedence differentiation method and apparatus which uses queue size information for congestion control. The method provides for a lower complexity in parameter configuration and greater ease of configuration over a wide range of network conditions. A key advantage is a greater ability to maintain stabilized network queues, thereby minimizing the occurrences of queue overflows and underflows, and providing high system utilization.
摘要翻译：公开了一种基于队列的多级活动队列管理，具有使用队列大小信息进行拥塞控制的丢弃优先级微分方法和装置。该方法提供了参数配置的较低复杂度，并且在广泛的网络条件下更易于配置。一个关键的优点是维持稳定的网络队列的更大能力，从而最大限度地减少队列溢出和下溢的发生，并提供高系统利用率。

20. 发明授权

US07191355B1 Clock synchronization backup mechanism for circuit emulation service 有权
标题翻译：电路仿真服务的时钟同步备份机制
公开(公告)号：US07191355B1
公开(公告)日：2007-03-13
申请号：US10888421
申请日：2004-07-09
申请人： Michel Ouellette , Jeganathan Markandu , James Aweya , Delfin Montuno
发明人： Michel Ouellette , Jeganathan Markandu , James Aweya , Delfin Montuno
IPC分类号： G06F1/12 , H04L12/28
CPC分类号： G06F1/12 , H04J3/0632 , H04L2012/6489
摘要： A clock synchronization backup mechanism is disclosed for maintaining clock synchronization during periods of degraded synchronization. The clock synchronization backup mechanism includes a jitter buffer having a fill value at a given sample time which is compared with a threshold. When the jitter buffer fill value exceeds the threshold, a non-normal condition is registered and the local clock frequency is set to a combination of a long-term frequency setting plus a threshold sensitive frequency adjustment. The clock synchronization backup mechanism is particularly useful for overcoming residual errors accumulated due to temperature change, oscillator degradation, and a variety of other system perturbations problematical for clock synchronization mechanisms known in the art.
摘要翻译：公开了一种时钟同步备份机制，用于在降级同步期间维持时钟同步。时钟同步备份机制包括抖动缓冲器，该抖动缓冲器在给定采样时间具有与阈值进行比较的填充值。当抖动缓冲区填充值超过阈值时，注册非正常条件，并将本地时钟频率设置为长期频率设置加阈值敏感频率调整的组合。时钟同步备份机制对于克服由于温度变化，振荡器衰减以及本领域已知的时钟同步机制的各种其他系统扰动而累积的残余误差特别有用。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式