会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Method for machining a semiconductor wafer on both sides in a carrier, carrier, and a semiconductor wafer produced by the method
    • 在通过该方法制造的载体,载体和半导体晶片的两侧加工半导体晶片的方法
    • US07541287B2
    • 2009-06-02
    • US11487652
    • 2006-07-17
    • Ruediger SchmolkeThomas BuschhardtGerhard HeierGuido Wenski
    • Ruediger SchmolkeThomas BuschhardtGerhard HeierGuido Wenski
    • H01L21/302
    • B24B37/28Y10S438/959
    • A semiconductor wafer is guided in a cutout in a carrier while a thickness of the semiconductor wafer is reduced to a target thickness by material removal from the front and back surfaces simultaneously. The semiconductor wafer is machined until it is thinner than a carrier body and thicker than an inlay used to line the cutout in the carrier to protect the semiconductor wafer. The carrier is distinguished by the fact that the carrier body and the inlay have different thicknesses throughout the entire duration of the machining of the semiconductor wafer, the carrier body being thicker than the inlay, by from 20 to 70 μm. Themethod provides semiconductor wafers polished on both sides, having a front surface, a back surface and an edge, and a local flatness of the front surface, SFQRmax of less than 50 nm with an edge exclusion of R-2 mm and less than nm with an edge exclusion of R-1 mm, based on a site area of 26 by 8 mm.
    • 半导体晶片被引导在载体的切口中,同时通过从前表面和背面去除材料将半导体晶片的厚度减小到目标厚度。 半导体晶片被加工直到其比载体体薄并且比用于将载体上的切口对准的嵌体更厚以保护半导体晶片。 载体的特征在于,在半导体晶片的加工整个整个持续时间内,载体主体和嵌体具有不同的厚度,载体主体比镶嵌物厚20〜70μm。 该方法提供在两侧抛光的半导体晶片,具有前表面,后表面和边缘以及前表面的局部平坦度,SFQRmax小于50nm,边缘排除R-2mm和小于nm, 基于26×8mm的场地面积,R-1mm的边缘排除。
    • 13. 发明申请
    • Method for machining a semiconductor wafer on both sides in a carrier, carrier, and a semiconductor wafer produced by the method
    • 在通过该方法制造的载体,载体和半导体晶片的两侧加工半导体晶片的方法
    • US20070021042A1
    • 2007-01-25
    • US11487652
    • 2006-07-17
    • Ruediger SchmolkeThomas BuschhardtGerhard HeierGuido Wenski
    • Ruediger SchmolkeThomas BuschhardtGerhard HeierGuido Wenski
    • B24B7/00
    • B24B37/28Y10S438/959
    • A semiconductor wafer is guided in a cutout in a carrier while a thickness of the semiconductor wafer is reduced to a target thickness by material removal from the front and back surfaces simultaneously. The semiconductor wafer is machined until it is thinner than a carrier body and thicker than an inlay used to line the cutout in the carrier to protect the semiconductor wafer. The carrier is distinguished by the fact that the carrier body and the inlay have different thicknesses throughout the entire duration of the machining of the semiconductor wafer, the carrier body being thicker than the inlay, by from 20 to 70 μm. The method provides semiconductor wafers polished on both sides, having a front surface, a back surface and an edge, and a local flatness of the front surface, SFQRmax of less than 50 nm with an edge exclusion of R-2 mm and less than 115 nm with an edge exclusion of R-1 mm, based on a site area of 26 by 8 mm.
    • 半导体晶片被引导在载体的切口中,同时通过从前表面和背面去除材料将半导体晶片的厚度减小到目标厚度。 半导体晶片被加工直到其比载体体薄并且比用于将载体上的切口对准的嵌体更厚以保护半导体晶片。 载体的特征在于,在半导体晶片的加工整个整个持续时间内,载体主体和嵌体具有不同的厚度,载体主体比镶嵌物厚20〜70μm。 该方法提供在两侧抛光的半导体晶片,具有前表面,后表面和边缘以及前表面的局部平坦度,SFQR 小于50nm,边缘排除 R-2mm和小于115nm,边缘排除R-1mm,基于26×8mm的位置面积。