会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Data decoder
    • 数据解码器
    • US6111833A
    • 2000-08-29
    • US930162
    • 1997-10-03
    • Toshiyuki NakagawaHiroyuki InoShunji YoshimuraShinichi Kai
    • Toshiyuki NakagawaHiroyuki InoShunji YoshimuraShinichi Kai
    • G11B20/10G11B20/14G11B20/18H03M5/14H04L25/49G11B7/00
    • H04L25/4906G11B20/10009G11B20/1426G11B20/18H03M5/145
    • In a data decoding apparatus of this invention, level of a reproduction RF signal 7a at the time of the binary level judgment of channel bit is temporarily stored into a RF signal level memory section 20. The portions which do not satisfy the conditions of the minimum run length and the maximum run length of the same symbols within the channel bit data train are respectively detected by a (d'-1) detecting section 16 and a (k'+1) detecting section 17. This data decoding apparatus comprises correction bit position detecting sections 18, 19 for outputting correction bit position designation signals on the basis of level of the RF signal at the time of the binary level judgment stored in the RF signal level memory section 20, and a bit data inversion correcting section 15 for inverting logic level of data at bit position designated on the basis of the correction bit position designation signals 18a, 18b, 19a, 19b. In the case where there exists any portion which does not satisfy the conditions of the minimum run length and/or the maximum run length of the same symbols within channel bit data obtained by binarizing a signal which has been read out from the recording medium, correction is implemented to the channel bit data, thereby making it possible to improve the bit error rate, and to ensure skew margin.
    • PCT No.PCT / JP97 / 00336 Sec。 371日期1997年10月3日第 102(e)日期1997年10月3日PCT 1997年2月7日提交PCT公布。 WO97 / 29485 PCT公开号 日期:1997年8月14日在本发明的数据解码装置中,通道位的二进制判定时的再现RF信号7a的电平临时存储到RF信号电平存储部20中。不满足的部分 信道位数据序列中相同符号的最小游程长度和最大游程长度的条件分别由(d'-1)检测部分16和(k'+ 1)检测部分17检测。该数据 解码装置包括校正位位置检测部分18,19,用于根据存储在RF信号电平存储部分20中的二进制电平判断时的RF信号的电平输出校正位位置指定信号,以及位数据反转 校正部分15,用于反转基于校正位位置指定信号18a,18b,19a,19b指定的比特位置的数据的逻辑电平。 在通过对从记录介质读出的信号进行二值化获得的通道位数据中存在不满足最小游程长度的条件和/或相同符号的最大游程长度的部分的情况下, 被实现到通道位数据,从而使得可以提高误码率,并且确保倾斜余量。
    • 13. 发明授权
    • Modulating method and demodulating method as well as modulating
apparatus and demodulating apparatus
    • 调制方法和解调方法以及调制装置和解调装置
    • US5400023A
    • 1995-03-21
    • US29133
    • 1993-03-10
    • Hiroyuki InoYoshihide ShimpukuYasuyuki ChakiToshiyuki Nakagawa
    • Hiroyuki InoYoshihide ShimpukuYasuyuki ChakiToshiyuki Nakagawa
    • G11B20/14H03M5/14H03M7/46
    • H03M5/145G11B20/1426
    • A modulating method and apparatus and a demodulating method and apparatus in which a variable length code (d, k;m, n;r) which can provide a greater minimum reversal distance to allow recording of a higher density than ever is provided. According to the modulating method and apparatus, digital data of a basic data length of m bits is modulated into a variable length code (d, k;m, n;r) of a basic code length of n bits, and where the distance between adjacent ones of the digital data is represented by T, the minimum reversal distance of the variable length code is equal to or greater than 2.0 T and the minimum length of a run of a same symbol is equal to or greater than 4. The demodulating apparatus demodulates the digital data back into the variable length code and comprises storage means for storing therein a plurality of tables for converting the digital data into the variable length code, discriminating means for discriminating the binding length of the digital data, and selecting means for selecting one of the tables in accordance with a result of discrimination of the discriminating means.
    • 提供了可以提供更大的最小反转距离以允许记录比以往更高密度的可变长度码(d,k; m,n; r)的调制方法和装置以及解调方法和装置。 根据调制方法和装置,m比特的基本数据长度的数字数据被调制成n比特的基本码长度的可变长度码(d,k; m,n; r),并且其中 数字数据中的相邻数字由T表示,可变长度码的最小反转距离等于或大于2.0T,同一符号的行程的最小长度等于或大于4.解调装置 将数字数据解调回可变长度码,并且包括用于在其中存储用于将数字数据转换成可变长度码的多个表的存储装置,用于鉴别数字数据的绑定长度的鉴别装置,以及用于选择一个 根据识别装置的辨别结果。
    • 17. 发明申请
    • DATA PROCESSING APPARATUS AND METHOD, RECEIVING APPARATUS AND METHOD, SYNCHRONOUS DETECTION APPARATUS AND METHOD, AND COMPUTER PROGRAM
    • 数据处理装置和方法,接收装置和方法,同步检测装置和方法以及计算机程序
    • US20100316171A1
    • 2010-12-16
    • US12779253
    • 2010-05-13
    • Hiroyuki Ino
    • Hiroyuki Ino
    • H04L27/06G06F17/15
    • H04L7/042
    • A data processing apparatus includes a first correlation operation unit which performs a mutual correlation operation of a first input series and a second input series, a threshold value operation unit which calculates a threshold value based on the first input series, a first comparison unit which compares a first mutual correlation value with the threshold value, a search window setting unit which sets a search window for detecting the second input series to the first input series on the basis of the comparison result, a hard decision unit which performs binarization of the first input series, a second correlation operation unit which performs a mutual correlation operation of a first input hard decision value, and a detection position determining unit which searches for a maximum value of the mutual correlation value within the search window and determines the detection time of the maximum value.
    • 数据处理装置包括执行第一输入序列和第二输入序列的互相关操作的第一相关运算单元,基于第一输入序列计算阈值的阈值运算单元,比较 具有阈值的第一相互相关值,搜索窗口设置单元,其基于比较结果将用于检测第二输入序列的搜索窗口设置为第一输入序列;硬判决单元,其执行第一输入的二值化 系列,执行第一输入硬判决值的相互关联操作的第二相关运算单元和检索位置确定单元,其在搜索窗口内搜索相互相关值的最大值,并确定最大值的检测时间 值。
    • 18. 发明授权
    • Data encoding method and device, data decoding method and device, and data supply medium
    • 数据编码方法及装置,数据解码方法及装置及数据提供媒介
    • US06347390B1
    • 2002-02-12
    • US09354240
    • 1999-07-16
    • Hiroyuki Ino
    • Hiroyuki Ino
    • G06F1100
    • H03M5/145G11B20/1426G11B2020/1438
    • In encoding method and device for encoding m-bit data to an n-bit code, the n-bit code is generated according to a finite state transition diagram representing the restriction of ADS and RDS received by a code sequence; two states contained in a state assembly set as start points of the n-bit code in the finite state transition diagram exist at symmetrical positions with respect to the center point of the finite state transition diagram, at symmetrical positions with respect to the ADS axis passing through the center point of the finite state transition diagram or at the symmetrical positions with respect to the RDS axis passing the center point of the finite state transition diagram; the m-bit data are encoded to an n-bit code word having as a start point a predetermined state contained in a state assembly set as start points of the code; and an n-bit code word having as a start point another state contained in a state assembly set as start points by the code is obtained by further converting the encoded code word.
    • 在将m位数据编码为n位代码的编码方法和装置中,根据表示由代码序列接收的ADS和RDS的限制的有限状态转移图来生成n位代码; 作为有限状态转移图中的n位代码的起始点的状态组合中包含的两个状态存在于相对于有限状态转移图的中心点的对称位置,相对于ADS轴通过的对称位置 通过有限状态转换图的中心点或相对于通过有限状态转换图的中心点的RDS轴的对称位置; m位数据被编码为具有作为起始点的预定状态的n位代码字,该状态组合被设置为代码的起始点; 并且通过进一步转换编码的代码字,获得作为开始点的包含在通过代码设置为起始点的状态组合中的另一状态的n位代码字。
    • 20. 发明授权
    • Signal processing apparatus and method, and digital data reproducing apparatus
    • 信号处理装置和方法以及数字数据再现装置
    • US07139146B2
    • 2006-11-21
    • US10484427
    • 2003-05-22
    • Tomoyuki HiuraHiroyuki Ino
    • Tomoyuki HiuraHiroyuki Ino
    • G11B5/09
    • H03H17/0288G11B20/10009G11B20/10046G11B20/10055G11B20/10083G11B20/10101
    • A replay signal, obtained on reproducing a recording medium, on which has been recorded a digital signal, is supplied to an input terminal (1), and quantized by an A/D converter (8). The so quantized signal is processed by an integrator (20), formed by a first order IIR filter, so as to be adjusted in gain by an amplifier (21). The quantized replay signal is also processed by a differentiator formed by a combination of a first order FIR filter (22) and a first order IIR filter (23) so as to be then adjusted in gain by an amplifier (24). The resulting signal is then supplied to an adder (25) where it is subtracted from an output signal of the amplifier (21). In this manner, the differentiation/integration equalizer, formed by an analog circuit, is constructed by a digital circuit of a simplified configuration without raising the number of orders of the filters. The replay signal is processed by differentiation/integration such as to satisfy the equalization standard.
    • 在再现已经记录了数字信号的记录介质上获得的重放信号被提供给输入端(1),由A / D转换器(8)进行量化。 这样量化的信号由由第一级IIR滤波器形成的积分器(20)处理,以便由放大器(21)调节增益。 量化的重放信号也由由一阶FIR滤波器(22)和一阶IIR滤波器(23)的组合形成的微分器处理,以便然后由放大器(24)调节增益。 然后将所得到的信号提供给加法器(25),在该加法器中从放大器(21)的输出信号中减去该加法器。 以这种方式,由模拟电路形成的微分/积分均衡器由简化配置的数字电路构成,而不增加滤波器的次数。 重放信号通过差分/积分来处理,以满足均衡标准。