专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20060096305A1 Fluid flowmeter and engine control system using the same 审中-公开
标题翻译：流体流量计和发动机控制系统使用相同
公开(公告)号：US20060096305A1
公开(公告)日：2006-05-11
申请号：US11206733
申请日：2005-08-19
申请人： Keiji Hanzawa , Masahiro Matsumoto , Hiromichi Yamada , Hiroshi Nakano , Hiroyasu Sukesako
发明人： Keiji Hanzawa , Masahiro Matsumoto , Hiromichi Yamada , Hiroshi Nakano , Hiroyasu Sukesako
IPC分类号： F25B39/04
CPC分类号： G01F1/6845 , G01F1/696 , G01F1/6986 , G01F1/699
摘要： An air temperature sensor sensing an air temperature, supplied with a pulse signal as a driving signal from a pulse signal source, senses an air temperature based on the pulse signal. While the air temperature sensor is self-heated during an electrical current supplying time period by the pulse signal, it is cooled during an electrical current halting time period. Accordingly, the self-heating of the air temperature sensor by the driving signal is suppressed, and a thermal effect on air flow rate sensing elements disposed in an air flow downstream side of the air temperature sensor is also reduced.
摘要翻译：感测从脉冲信号源提供脉冲信号作为驱动信号的空气温度的空气温度传感器基于脉冲信号感测空气温度。当通过脉冲信号在空气温度传感器在电流供应时间段内自加热时，在电流停止时间段期间，其被冷却。因此，通过驱动信号来抑制空气温度传感器的自身加热，并且对于设置在空气温度传感器的空气流下游侧的空气流量感测元件的热效应也降低。

12. 发明申请

US20050040978A1 A/D converter and a microcontroller including the same 有权
标题翻译： A / D转换器和包含它的微控制器
公开(公告)号：US20050040978A1
公开(公告)日：2005-02-24
申请号：US10912542
申请日：2004-08-06
申请人： Yuichiro Morita , Kohei Sakurai , Nobuyasu Kanekawa , Masatoshi Hoshino , Hiromichi Yamada , Kotaro Shimamura , Satoshi Tanaka , Naoki Yada
发明人： Yuichiro Morita , Kohei Sakurai , Nobuyasu Kanekawa , Masatoshi Hoshino , Hiromichi Yamada , Kotaro Shimamura , Satoshi Tanaka , Naoki Yada
IPC分类号： H03M1/00 , H03M1/12
CPC分类号： H03M1/1225
摘要： In an A/D converter and a microcontroller including the same, the number of selection patterns of analog input channels is increased for each A/D conversion and the A/D conversion is conducted using an A/D converter having only fundamental functions without imposing load onto a CPU. The A/D converter or a DMA transfer device includes an A/D conversion table including one or more entries. Each entry includes enable bits for setting whether or not an A/D conversion is executed for the respective analog input channels and a plurality of count number bits for setting a number of executions of the A/D conversion.
摘要翻译：在A / D转换器和包含该A / D转换器的微控制器中，对于每个A / D转换，模拟输入通道的选择模式的数量增加，并且使用仅具有基本功能的A / D转换器进行A / D转换，而不施加加载到CPU上 A / D转换器或DMA传输装置包括包括一个或多个条目的A / D转换表。每个条目包括用于设置是否对各个模拟输入通道执行A / D转换的使能位以及用于设置A / D转换执行次数的多个计数号位。

13. 发明授权

US06657459B2 Gate circuit and semiconductor circuit to process low amplitude signals, memory, processor and information processing system manufactured by use of them 失效
公开(公告)号：US06657459B2
公开(公告)日：2003-12-02
申请号：US10143762
申请日：2002-05-14
申请人： Yoji Nishio , Kosaku Hirose , Hideo Hara , Katsunori Koike , Kayoko Nemoto , Tatsumi Yamauchi , Fumio Murabayashi , Hiromichi Yamada
发明人： Yoji Nishio , Kosaku Hirose , Hideo Hara , Katsunori Koike , Kayoko Nemoto , Tatsumi Yamauchi , Fumio Murabayashi , Hiromichi Yamada
IPC分类号： H03K19096
CPC分类号： H03K3/3565 , H03K19/018521
摘要： A semiconductor integrated circuit device, responsive to an input signal having a low amplitude and short transition time, operates with low power consumption and prevents the flow of breakthrough current. In an example circuit thereof, the input signal is transmitted through an NMOS pass transistor to the gate of a first NMOS transistor and is applied, through a second NMOS transistor, to the gate of a first PMOS transistor, the first PMOS transistor performing complementary operation with the first NMOS transistor through the second NMOS transistor; the gate of the first PMOS transistor is connected to the power supply potential through the second PMOS transistor; the gate of the second NMOS transistor is connected to the power supply potential; and the gate of the second PMOS transistor is controlled by the signal at a common drain connection of the first NMOS and first PMOS transistors.

14. 发明授权

US06477319B1 Image recording apparatus which sends charasteristic/correction signals whenever new look-up table are selected or a pre-selected number of pages have been printed 失效
标题翻译：每当选择新的查找表或者已经打印了预先选择的页数时，发送特征/校正信号的图像记录装置
公开(公告)号：US06477319B1
公开(公告)日：2002-11-05
申请号：US09375489
申请日：1999-08-17
申请人： Michio Ito , Masaharu Ohkubo , Hiroshi Sasame , Hiromichi Yamada , Masaki Ojima , Kaoru Seto , Hiroshi Mano , Atsushi Kashihara , Takashi Kawana
发明人： Michio Ito , Masaharu Ohkubo , Hiroshi Sasame , Hiromichi Yamada , Masaki Ojima , Kaoru Seto , Hiroshi Mano , Atsushi Kashihara , Takashi Kawana
IPC分类号： H04N5225
CPC分类号： H04N1/295 , H04N1/2315 , H04N1/4005 , H04N1/4056 , H04N1/407 , H04N2201/0082 , H04N2201/33314
摘要： An image recording apparatus for recording image data from an external apparatus is provided, which receives the image data as an image signal from the external apparatus, records the received image signal, and outputs a characteristic signal regarding a recording characteristic of the recording apparatus to the external apparatus.
摘要翻译：提供一种用于从外部装置记录图像数据的图像记录装置，其接收来自外部装置的图像数据的图像数据，记录接收到的图像信号，并将关于记录装置的记录特性的特征信号输出到外部设备

15. 发明授权

US6047149A Image forming apparatus having a rotatable first developing member, and a fixed second developing member having a housing partially covering the first developing member 失效
标题翻译：具有可旋转的第一显影部件的图像形成装置和具有部分地覆盖第一显影部件的壳体的固定的第二显影部件
公开(公告)号：US6047149A
公开(公告)日：2000-04-04
申请号：US348221
申请日：1994-11-28
申请人： Katsuhiko Nishimura , Kimio Nakahata , Masuo Yamazaki , Masami Takeda , Hiromichi Yamada , Tatsuya Nakamura , Tohru Saitou , Tohru Kosaka , Takashi Shibuya , Yasuo Yoda , Masahide Hirai
发明人： Katsuhiko Nishimura , Kimio Nakahata , Masuo Yamazaki , Masami Takeda , Hiromichi Yamada , Tatsuya Nakamura , Tohru Saitou , Tohru Kosaka , Takashi Shibuya , Yasuo Yoda , Masahide Hirai
IPC分类号： G03G15/00 , G03G15/01 , G03G21/00 , G03G21/16
CPC分类号： G03G15/0126 , G03G2215/0174
摘要： An image forming apparatus including a rotatable developing member having a plurality of developing devices for developing an image bearing member at a first developing station, and a second single developing device arranged upstream of the rotatable developing member for developing the image bearing member exclusively at a second developing station different from the first developing station. The second developing device has a cover portion covering the rotatable developing member, and a portion of the cover portion is disposed at a position spaced apart from a rotation axis of the rotatable developing member by a predetermined length in a horizontal direction away from the image bearing member. The rotatable developing member rotates in an opposite direction with respect to the direction of rotation of the image bearing member to prevent toner from scattering toward the optical system.
摘要翻译：一种图像形成装置，包括具有多个用于在第一显影站显影图像承载部件的显影装置的可旋转显影部件和设置在可转动显影部件上游的第二单一显影装置，用于仅在第二显影步骤发展站不同于第一个发展站。第二显影装置具有覆盖可旋转显影构件的盖部分，并且盖部分的一部分设置在远离可转动显影构件的旋转轴线的距离图像承载的水平方向上预定长度的位置会员。可旋转的显影构件相对于图像承载构件的旋转方向沿相反的方向旋转，以防止调色剂向光学系统散射。

16. 发明授权

US5931895A Floating-point arithmetic processing apparatus 失效
标题翻译：浮点算术处理装置
公开(公告)号：US5931895A
公开(公告)日：1999-08-03
申请号：US789430
申请日：1997-01-29
申请人： Hiromichi Yamada , Fumio Murabayashi , Tatsumi Yamauchi , Noriyasu Ido , Yoshikazu Kiyoshige , Takahiro Nishiyama , Eiki Kamada
发明人： Hiromichi Yamada , Fumio Murabayashi , Tatsumi Yamauchi , Noriyasu Ido , Yoshikazu Kiyoshige , Takahiro Nishiyama , Eiki Kamada
IPC分类号： G06F7/38 , G06F5/01 , G06F7/00 , G06F7/483 , G06F7/74 , G06F7/76 , G06F7/52
CPC分类号： G06F5/012 , G06F7/483
摘要： A floating-point arithmetic processing apparatus has a circuit for generating a limit value for normalization shift by subtracting an exponent of the minimum value of a normalized number from a value of an exponent of an intermediate result, and a circuit for generating, as a normalization shift number, smaller one of a shift number necessary for making the mantissa of the intermediate result a normalized number and the limit value for normalization shift. The floating-point arithmetic processing apparatus further has a circuit having a circuit for detecting a condition for overflow before the rounding process and a circuit for generating a value in the case of overflow, so that a predetermined value is delivered as a final result only when the overflow condition is detected before the rounding process but in the other case, a result obtained by performing the normalization process and the rounding process is delivered. When no overflow takes place before the rounding process but overflow occurs after the rounding process, the result obtained by performing the normalization process and the rounding process is delivered as a final result.
摘要翻译：一种浮点运算处理装置，具有通过从中间结果的指数的值减去归一化数的最小值的指数来生成用于归一化偏移的极限值的电路，以及生成作为归一化的归一化的电路移位数，使中间结果的尾数所需的移位数中的较小的一个是归一化数，以及归一化移位的极限值。浮点运算处理装置还具有电路，该电路具有用于检测在舍入处理之前的溢出条件的电路和用于在溢出的情况下产生值的电路，从而仅当预定值仅在在舍入处理之前检测到溢出条件，但是在另一种情况下，通过执行归一化处理和舍入处理获得的结果被传送。在四舍五入处理之前没有发生溢出，而在舍入处理后发生溢出的情况下，通过执行归一化处理和舍入处理获得的结果作为最终结果被传递。

17. 发明授权

US5909385A Multiplying method and apparatus 失效
标题翻译：乘法法和装置
公开(公告)号：US5909385A
公开(公告)日：1999-06-01
申请号：US831297
申请日：1997-04-01
申请人： Takahiro Nishiyama , Hiromichi Yamada
发明人： Takahiro Nishiyama , Hiromichi Yamada
IPC分类号： G06F7/38 , G06F7/00 , G06F7/487 , G06F7/506 , G06F7/52 , G06F7/76 , G06F7/50
CPC分类号： G06F7/5338
摘要： A multiplying apparatus includes a Booth decoder for performing a second-order Booth decode on a multiplier, a Booth selector for generating a partial product except the two high-order digits from the output of the decoder and a multiplicand, a partial product corrector for correcting the two high-order digits of the partial product based on the multiplier and the multiplicand and outputting the corrected result, for cancelling a sign corrected portion of the negative partial product, and a carry save adder for being inputted with the outputs of the Booth selector and the outputs of the corrector and adding them.
摘要翻译：一种乘法装置，包括：用于在乘法器上执行二阶布斯解码的布斯解码器，用于从解码器的输出和被乘数产生除了两个高位数字之外的部分乘积的布斯选择器，用于校正的部分乘积校正器基于乘法器和被乘数的部分乘积的两个高阶数字，并输出校正结果，用于取消负部分乘积的符号校正部分，以及进位保存加法器，用于输入布尔选择器的输出和校正器的输出并添加它们。

18. 发明授权

US5586227A Image processing apparatus 失效
标题翻译：图像处理装置
公开(公告)号：US5586227A
公开(公告)日：1996-12-17
申请号：US855083
申请日：1992-03-20
申请人： Takashi Kawana , Kaoru Seto , Hiroshi Mano , Hiromichi Yamada , Atsushi Kashihara , Tetsuo Saito
发明人： Takashi Kawana , Kaoru Seto , Hiroshi Mano , Hiromichi Yamada , Atsushi Kashihara , Tetsuo Saito
IPC分类号： G06K15/00 , G06F15/00
CPC分类号： G06K15/00 , G06K2215/006 , G06K2215/0077
摘要： An image processing apparatus which generates an output image based on inputted print data, includes a resolution converting device which converts image data corresponding to the inputted print data at a first resolution into image data having a second resolution. The image conversion device includes a plurality of arithmetic processing units each of which performs computations which differ from the others, with one of the plurality of arithmetic processing unit being selected in dependence upon a recording density set for recording the output image. In other aspects, the resolution conversion computation can be input into the device from an external device. In situations where the generated output image is recorded on a pulse-width-modulated device, such as a laser beam printer, it is possible to control the pulse-width based on the density set for recording.
摘要翻译：一种基于输入的打印数据生成输出图像的图像处理装置，包括分辨率转换装置，其以与第一分辨率对应的输入的打印数据的图像数据转换为具有第二分辨率的图像数据。图像转换装置包括多个算术处理单元，每个运算处理单元执行与其他运算不同的计算，其中，根据为记录输出图像设置的记录密度来选择多个算术处理单元中的一个。在其他方面，分辨率转换计算可以从外部设备输入到设备中。在产生的输出图像被记录在诸如激光束打印机的脉冲宽度调制装置的情况下，可以基于为记录设置的密度来控制脉冲宽度。

19. 外观设计

USD329353S Microwave oven 失效
公开(公告)号：USD329353S
公开(公告)日：1992-09-15
申请号：US663641
申请日：1991-03-04
申请人： Hiromichi Yamada
设计人： Hiromichi Yamada

20. 发明授权

US4915608A Device for resin sealing semiconductor devices 失效
标题翻译：树脂密封半导体器件
公开(公告)号：US4915608A
公开(公告)日：1990-04-10
申请号：US219483
申请日：1988-07-15
申请人： Yasutsugu Tsutsumi , Sueyoshi Tanaka , Tatsuro Takahashi , Yutaka Morita , Hideaki Suezaki , Hiromichi Yamada
发明人： Yasutsugu Tsutsumi , Sueyoshi Tanaka , Tatsuro Takahashi , Yutaka Morita , Hideaki Suezaki , Hiromichi Yamada
IPC分类号： B29C45/02 , B29C45/17 , B30B15/06
CPC分类号： B30B15/06 , B29C45/02 , B29C45/1744
摘要： A device for resin sealing semiconductor devices includes a pair of chase blocks having cavities for holding semiconductor devices, a press machine for pressing the chase blocks against each other through a pair of press surfaces, a plurality of support members for holding the chase blocks over the respective press surfaces of the press machine and undergoing elastic compressive deformation during the press operation of the press machine, and a plastic injector for injecting plastic into the cavities in the chase blocks.
摘要翻译：用于树脂密封半导体器件的装置包括一对具有用于保持半导体器件的空腔的追逐块，用于通过一对压力表面将追逐块相对地挤压的压制机，用于将追逐块保持在压制机的各个压制表面在压制机的压制操作期间经历弹性压缩变形，以及塑料注射器，用于将塑料注入到追加块中的空腔中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式