专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US06477610B1 Reordering responses on a data bus based on size of response 失效
标题翻译：根据响应大小在数据总线上重新排列响应
公开(公告)号：US06477610B1
公开(公告)日：2002-11-05
申请号：US09499059
申请日：2000-02-04
申请人： Scott Michael Willenborg
发明人： Scott Michael Willenborg
IPC分类号： G06F1336
CPC分类号： G06F13/4027 , G06F13/30
摘要： The efficiency of an overall computer communications system is greatly improved by a new method to transfer data on a data communications bus. The method allows one or more small command structures of a smaller size to have priority in bus arbitration; and then allow normal bus arbitration to permit large data transfers, such as DMA read operations. Thus, the method balances the need to keep I/O devices utilized, which devices would otherwise experience latency because they are waiting for the larger DMA read operations to conclude. But by allowing a configurable number of these smaller operations to proceed and then permitting larger data transfers to occur, both the host bus and the I/O bus are efficiently utilized.
摘要翻译：通过在数据通信总线上传输数据的新方法，大大提高了整体计算机通信系统的效率。该方法允许一个或多个较小尺寸的小型命令结构在总线仲裁中具有优先权; 然后允许正常的总线仲裁允许大量数据传输，例如DMA读操作。因此，该方法平衡了保持使用I / O设备的需要，哪些设备否则会遇到延迟，因为它们正在等待较大的DMA读取操作结束。但是通过允许可配置数量的这些较小的操作继续进行，然后允许发生更大的数据传输，主机总线和I / O总线都能被有效地利用。

12. 发明授权

US07697536B2 Network communications for operating system partitions 有权
标题翻译：操作系统分区的网络通信
公开(公告)号：US07697536B2
公开(公告)日：2010-04-13
申请号：US11097051
申请日：2005-04-01
申请人： Claude Basso , Jean Louis Calvignac , Chih-jen Chang , Philippe Damon , Ronald Edward Fuhs , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg , Kyle A. Lucke , Harvey G. Kiel
发明人： Claude Basso , Jean Louis Calvignac , Chih-jen Chang , Philippe Damon , Ronald Edward Fuhs , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg , Kyle A. Lucke , Harvey G. Kiel
IPC分类号： H04L12/56
CPC分类号： H04L29/06 , H04L49/90 , H04L69/32
摘要： Providing communications between operating system partitions and a computer network. In one aspect, an apparatus for distributing network communications among multiple operating system partitions includes a physical port allowing communications between the network and the computer system, and logical ports associated with the physical port, where each logical port is associated with one of the operating system partitions. Each of the logical ports enables communication between a physical port and the associated operating system partition and allows configurability of network resources of the system. Other aspects include a logical switch for logical and physical ports, and packet queues for each connection and for each logical port.
摘要翻译：提供操作系统分区与计算机网络之间的通信。一方面，一种用于在多个操作系统分区之间分配网络通信的装置包括允许网络和计算机系统之间的通信的物理端口以及与物理端口相关联的逻辑端口，其中每个逻辑端口与操作系统之一相关联分区。每个逻辑端口实现物理端口与相关联的操作系统分区之间的通信，并允许系统的网络资源的可配置性。其他方面包括用于逻辑和物理端口的逻辑交换机，以及每个连接和每个逻辑端口的分组队列。

13. 发明申请

US20080273539A1 SYSTEM FOR PERFORMING A PACKET HEADER LOOKUP 审中-公开
标题翻译：用于执行包装头的系统
公开(公告)号：US20080273539A1
公开(公告)日：2008-11-06
申请号：US12165623
申请日：2008-06-30
申请人： Claude BASSO , Jean Louis Calvignac , Chih-jen Chang , Philippe Damon , Ronald Edward Fuhs , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg
发明人： Claude BASSO , Jean Louis Calvignac , Chih-jen Chang , Philippe Damon , Ronald Edward Fuhs , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg
IPC分类号： H04L12/28
CPC分类号： H04L49/3009 , H04L45/742 , H04L49/25
摘要： A system for performing a lookup for a packet in a computer network are disclosed. The packet includes a header. The system includes a parser, a lookup engine coupled with the parser, and a processor coupled with the lookup engine. The parser parses the packet for the header prior to receipt of the packet being completed. The lookup engine performs a lookup for the header and returns a resultant. In one aspect, the lookup includes performing a local lookup of a cache that includes resultants of previous lookups. The processor processes the resultant.
摘要翻译：公开了一种用于在计算机网络中执行查找分组的系统。分组包括报头。该系统包括解析器，与解析器耦合的查找引擎，以及与查找引擎耦合的处理器。解析器在接收到完成的数据包之前解析报头的数据包。查找引擎对标题执行查找并返回结果。在一个方面，查找包括执行包括先前查找的结果的高速缓存的本地查找。处理器处理结果。

14. 发明授权

US07360140B2 Apparatus and method for tracking packets in a reliably connected transmission system 失效
公开(公告)号：US07360140B2
公开(公告)日：2008-04-15
申请号：US10948778
申请日：2004-09-23
申请人： Ronald Edward Fuhs , Steven Lyn Rogers , Nathaniel Paul Sellin , Scott Michael Willenborg
发明人： Ronald Edward Fuhs , Steven Lyn Rogers , Nathaniel Paul Sellin , Scott Michael Willenborg
IPC分类号： G08C25/02 , H04L1/18
CPC分类号： H04L49/901 , H04L1/16 , H04L1/188 , H04L49/90
摘要： A method and apparatus tracks packets and reliably transmits data over a computer transmission system with a reduced amount of memory needed in the transmission interface. The invention eliminates the need to keep all the packets of data queued until the acknowledge message for that data has arrived. Instead, it keeps track of how many packets have been sent and which packets correspond to the end of a message, marking them off when acknowledge messages are received. If packets are lost, the invention determines which packet were lost, backs up to the lost packet, re-fetches the data and resends it. Embodiments of the present invention eliminate the need to queue packets, reducing silicon size and allowing the available bandwidth of the output bus to be more fully utilized.

15. 发明授权

US07308539B2 Concurrent read access and exclusive write access to data in shared memory architecture 有权
标题翻译：共享内存架构中的数据并发读访问和独占写入访问
公开(公告)号：US07308539B2
公开(公告)日：2007-12-11
申请号：US11016218
申请日：2004-12-17
申请人： Ronald Edward Fuhs , Ryan Scott Haraden , Nathaniel Paul Sellin , Scott Michael Willenborg
发明人： Ronald Edward Fuhs , Ryan Scott Haraden , Nathaniel Paul Sellin , Scott Michael Willenborg
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F12/0831 , G06F12/0835 , G06F12/0875
摘要： Concurrent read access and exclusive write access are provided in a shared memory architecture to permit one or more devices in the shared memory architecture to maintain read access to a block of memory such as a cache line while one device has exclusive permission to modify that block of memory. By doing so, a device that has permission to modify may make updates to its copy of the block of memory without invalidating other copies of the block of memory, and potentially enabling other devices to continue to read data from their respective copies of the block of memory without having to retrieve the updated copy of the block of memory.
摘要翻译：在共享存储器架构中提供并发读取访问和独占写入访问，以允许共享存储器体系结构中的一个或多个设备保持对诸如高速缓存行之类的存储器块的读取访问，而一个设备具有修改该块记忆。通过这样做，具有修改权限的设备可以对存储器块的副本进行更新，而不使存储器块的其他副本无效，并且潜在地使其他设备能够继续从其相应副本的块读取数据内存，而不必检索内存块的更新副本。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式