会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明申请
    • SIMULATION OF DIGITAL CIRCUITS
    • 数字电路仿真
    • US20090265154A1
    • 2009-10-22
    • US12103770
    • 2008-04-16
    • John Joseph Bergkvist, JR.Serafino BuetiFrancis A. KampfDouglas Thomas Massey
    • John Joseph Bergkvist, JR.Serafino BuetiFrancis A. KampfDouglas Thomas Massey
    • G06F9/455
    • G06F17/5022
    • A method for simulating a circuit. The method includes, in response to a first mode change triggering event at a first time point and in response to a first data transfer triggering event at a second time point after the first time point, generating a random value of at least a first random value and a second random value. In response to the generated random value being the first random value, a first input value of an input of the circuit is assigned to an output of the circuit. In response to the generated random value being the second random value, an output value of the output of the circuit is maintained. In response to a second data transfer triggering event at a third time point after the second time point, a second input value of the input of the circuit is assigned to the output of the circuit.
    • 一种模拟电路的方法。 该方法包括响应于在第一时间点的第一模式改变触发事件和响应于在第一时间点之后的第二时间点的第一数据传输触发事件,生成至少第一随机值的随机值 和第二随机值。 响应于产生的随机值是第一随机值,将电路的输入的第一输入值分配给电路的输出。 响应于产生的随机值是第二随机值,维持电路的输出的输出值。 响应于在第二时间点之后的第三时间点的第二数据传输触发事件,将电路的输入的第二输入值分配给电路的输出。
    • 16. 发明授权
    • Circuit breaker terminal connector
    • 断路器端子连接器
    • US06437268B1
    • 2002-08-20
    • US09773814
    • 2001-01-31
    • Ronald EtscheidtDonald NohavecJoni OrumDouglas Thomas
    • Ronald EtscheidtDonald NohavecJoni OrumDouglas Thomas
    • H01H100
    • H01R4/36H01H71/08H01H2011/0037
    • An improved connector comprises a circuit breaker terminal having a cold formed, countersink aperture on a top surface of the breaker terminal and an extruded raised ring on the bottom surface of the breaker terminal. The wire connector is a square-shaped element having a plurality of openings for receipt of at least one wire, the circuit breaker terminal and the wire connector shoe. In assembly of the three piece connector, the circuit breaker terminal is inserted into an opening in the wire connector. The wire connector shoe is then inserted into at least one opening in the wire connector and surrounds a portion of the circuit breaker terminal within the wire connector. The wire connector shoe has a protrusion, which is cold formed by displacing shoe material into the countersink aperture on the top surface of the circuit breaker terminal. The protrusion mechanically adheres to the top surface material defining the countersink aperture and the extruded raised ring mechanically adheres to an interior surface of the wire connector which defines a bottom surface aperture thereby securely attaching the wire connector shoe, wire connector and circuit breaker terminal.
    • 改进的连接器包括断路器端子,该断路器端子在断路器端子的顶表面上具有冷成形的埋头孔,并且在断路器端子的底表面上具有挤压凸起环。 电线连接器是具有用于接收至少一根电线,断路器端子和电线连接器鞋的多个开口的正方形元件。 在三片连接器的组装中,断路器端子插入到电线连接器的开口中。 然后将导线连接器插入电线连接器中的至少一个开口并且围绕导线连接器内的断路器端子的一部分。 电线连接器靴具有突起,该突起通过将鞋材移位到断路器端子的顶表面上的埋头孔中而形成冷却。 突起机械地粘附到限定埋头孔的顶表面材料,并且挤出的凸环机械地粘附到线连接器的内表面,该内表面限定了底表面孔,从而牢固地连接线连接器鞋,电线连接器和断路器端子。
    • 20. 发明授权
    • Circuit design verification
    • 电路设计验证
    • US07480607B2
    • 2009-01-20
    • US11383299
    • 2006-05-15
    • Francis A. KampfDouglas Thomas Massey
    • Francis A. KampfDouglas Thomas Massey
    • G06F17/50
    • G06F17/5022
    • A digital circuit simulation method. The method starts with a digital circuit design which includes: a first source latch, a destination latch, a logic cone, a first WAM circuit electrically coupling an output of the first source latch to a first input of the logic cone, and a WAGG circuit electrically coupling an output of the logic cone and an input of the first source latch. Then, a zero-delay simulation is performed in which if a first situation of (a) the first WAM circuit entering an uncertainty state in which the first WAM circuit generates a random value of 1 or 0 at the first input of the logic cone, (b) the logic cone being vulnerable to a positive glitch, and (c) the output of the logic cone being at logic 0, the WAGG circuit generates a random value of 0 or 1 at the input of the destination latch.
    • 数字电路仿真方法。 该方法从数字电路设计开始,其包括:第一源锁存器,目的地锁存器,逻辑锥,将第一源锁存器的输出电耦合到逻辑锥的第一输入端的第一WAM电路,以及WAGG电路 电耦合逻辑锥的输出和第一源锁存器的输入。 然后,执行零延迟模拟,其中如果(a)第一WAM电路进入不确定状态的第一情况,其中第一WAM电路在逻辑锥的第一输入处产生1或0的随机值, (b)逻辑锥体容易受到正的毛刺影响,并且(c)逻辑锥体的输出为逻辑0,WAGG电路在目的地锁存器的输入处产生0或1的随机值。