专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

91. 发明申请

US20110173468A1 Oversubscribing Branch Circuits While Lowering Power Distribution Costs 失效
标题翻译：降低分配成本的过度分支电路
公开(公告)号：US20110173468A1
公开(公告)日：2011-07-14
申请号：US12686008
申请日：2010-01-12
申请人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
发明人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F1/30
摘要： A mechanism is provided for oversubscribing branch circuits. An active energy management mechanism determines a cumulative wattage rating using power consumption information for a powered element, the power consumption information is for a primary and a redundant portion of the powered element. The active energy management mechanism determines a power reduction power cap to be used by the powered element in the event of a loss of either a primary or a redundant power source supplied to the powered element using the cumulative wattage rating, a branch circuit rating, and a circuit breaker rating for the powered element. The active energy management mechanism sends the power reduction power cap to the powered element in order that the powered element reduces power to the power reduction power cap in the event of the loss of either the primary power source or the redundant power source supplied to the powered element.
摘要翻译：提供了一种用于超额订购分支电路的机制。主动能量管理机构使用功率元件的功耗信息确定累积功率额定值，功率消耗信息用于有源元件的主要部分和冗余部分。主动能量管理机构确定在使用累积功率额定值，分支电路额定值和供电元件的主电源或冗余电源的损耗的情况下由供电元件使用的功率降低功率帽，以及电源元件的断路器额定值。主动能量管理机构将功率降低功率帽发送到有源元件，以便在被供电到主动力源的主电源或冗余电源丢失的情况下，有源元件降低功率降低功率上限的功率元件。

92. 发明申请

US20110154323A1 Controlling Depth and Latency of Exit of a Virtual Processor's Idle State in a Power Management Environment 失效
标题翻译：控制电源管理环境中虚拟处理器空闲状态退出的深度和延迟
公开(公告)号：US20110154323A1
公开(公告)日：2011-06-23
申请号：US12645597
申请日：2009-12-23
申请人： Richard L. Arndt , Naresh Nayar , Christopher Francois , Karthick Rajamani , Freeman L. Rawson, III , Randal C. Swanberg
发明人： Richard L. Arndt , Naresh Nayar , Christopher Francois , Karthick Rajamani , Freeman L. Rawson, III , Randal C. Swanberg
IPC分类号： G06F9/455
CPC分类号： G06F9/45533 , G06F9/45541 , G06F2009/45575
摘要： A mechanism is provided in a logically partitioned data processing system for controlling depth and latency of exit of a virtual processor's idle state. A virtualization layer generates a cede latency setting information (CLSI) data. Responsive to booting a logical partition, the virtualization layer communicates the CLSI data to an operating system (OS) of the logical partition. The OS determines, based on the CLSI data, a particular idle state of a virtual processor under a control of the OS. Responsive to the OS calling the virtualization layer, the OS communicates the particular idle state of the virtual processor to the virtualization layer for assigning the particular idle state and wake-up characteristics to the virtual processor.
摘要翻译：在逻辑分区的数据处理系统中提供一种机制，用于控制虚拟处理器的空闲状态的退出的深度和等待时间。一个虚拟化层产生一个雪松延迟设置信息（CLSI）数据。响应于引导逻辑分区，虚拟化层将CLSI数据传送到逻辑分区的操作系统（OS）。 OS根据CLSI数据确定在OS控制下的虚拟处理器的特定空闲状态。响应于调用虚拟化层的OS，OS将虚拟处理器的特定空闲状态传送到虚拟化层，以将特定的空闲状态和唤醒特性分配给虚拟处理器。

93. 发明申请

US20110154322A1 Preserving a Dedicated Temporary Allocation Virtualization Function in a Power Management Environment 有权
标题翻译：在电源管理环境中保留专用的临时分配虚拟化功能
公开(公告)号：US20110154322A1
公开(公告)日：2011-06-23
申请号：US12644749
申请日：2009-12-22
申请人： Naresh Nayar , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
发明人： Naresh Nayar , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
IPC分类号： G06F9/455 , G06F9/46
CPC分类号： G06F9/45533 , G06F1/324 , G06F9/5077 , G06F9/5094 , G06F2209/5011 , Y02D10/126 , Y02D10/22 , Y02D10/26 , Y02D10/28 , Y02D10/36
摘要： A mechanism is provided for temporarily allocating dedicated processors to a shared processor pool. A virtual machine monitor determines whether a temporary allocation associated with an identified dedicated processor is long-term or short-term. Responsive to the temporary allocation being long-term, the virtual machine monitor determines whether an operating frequency of the identified dedicated processor is within a predetermined threshold of an operating frequency of one or more operating systems utilizing the shared processor pool. Responsive to the operating frequency of the identified dedicated processor failing to be within the predetermined threshold, the virtual machine monitor either increases or decreases the frequency of the identified dedicated processor to be within the predetermined threshold of the operating frequency of the one or more operating systems utilizing the shared processor pool and temporarily allocates the identified dedicated processor to the shared processor pool.
摘要翻译：提供了一种用于将专用处理器临时分配给共享处理器池的机制。虚拟机监视器确定与所识别的专用处理器相关联的临时分配是长期的还是短期的。响应于长期的临时分配，虚拟机监视器确定所识别的专用处理器的工作频率是否在利用共享处理器池的一个或多个操作系统的操作频率的预定阈值内。响应于所识别的专用处理器的操作频率不能在预定阈值内，虚拟机监视器将所识别的专用处理器的频率增加或降低在一个或多个操作系统的操作频率的预定阈值内利用共享处理器池并临时将识别的专用处理器分配给共享处理器池。

94. 发明申请

US20110083021A1 RELIABLE SETTING OF VOLTAGE AND FREQUENCY IN A MICROPROCESSOR 有权
标题翻译：微处理器中可靠的电压和频率设置
公开(公告)号：US20110083021A1
公开(公告)日：2011-04-07
申请号：US12573284
申请日：2009-10-05
申请人： Michael S. Floyd , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
发明人： Michael S. Floyd , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F1/3296 , G06F1/3203 , G06F1/324 , Y02D10/126 , Y02D10/172
摘要： Managing operations associated with one or more voltage changes and one or more frequency changes. A voltage change request and a frequency change request are associated with dynamic voltage and frequency scaling (DVFS) operations. The DVFS operations are transmitted by the processors to be executed by one or more direct current assemblies. A sequence associated with the one or more voltage changes and a sequence associated with the one or more frequency changes are detected by the system. The sequences are dynamically modified to enable insertion of an additional voltage change, whereby the additional voltage change indicates completion of one or more previous voltage change requests. Completion of the voltage change request enables one or more subsequent voltage change requests to be processed. When a voltage change request is not successfully completed one or more future voltage changes are suspended.
摘要翻译：管理与一个或多个电压变化和一个或多个频率变化相关联的操作。电压变化请求和频率变化请求与动态电压和频率缩放（DVFS）操作相关联。 DVFS操作由处理器发送以由一个或多个直流组件执行。与该一个或多个电压变化相关联的序列和与一个或多个频率变化相关联的序列由系统检测。这些序列被动态地修改以允许插入额外的电压变化，由此额外的电压变化指示完成一个或多个先前的电压变化请求。完成电压变化请求使得能够处理一个或多个后续电压变化请求。当电压变化请求未成功完成时，一个或多个未来的电压变化被暂停。

95. 发明申请

US20100268968A1 MANAGING PROCESSOR POWER-PERFORMANCE STATES 失效
标题翻译：管理处理器功能性能状态
公开(公告)号：US20100268968A1
公开(公告)日：2010-10-21
申请号：US12425189
申请日：2009-04-16
申请人： Soraya Ghiasi , Malcolm S. Ware , Karthick Rajamani , Freeman L. Rawson, III , Michael S. Floyd , Juan C. Rubio
发明人： Soraya Ghiasi , Malcolm S. Ware , Karthick Rajamani , Freeman L. Rawson, III , Michael S. Floyd , Juan C. Rubio
IPC分类号： G06F1/26
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172
摘要： Disclosed are systems, methods, and computer program products for managing power states in processors of a data processing system. In one embodiment, the invention is directed to a data processing system having dynamically configurable power-performance states (“pstates”). The data processing system includes a processor configured to operate at multiple states of frequency and voltage. The data processing system also has a power manager module configured to monitor operation of the data processing system. The data processing system further includes a pstates table having a plurality of pstate definitions, wherein each pstate definition includes a voltage value, a frequency value, and at least one unique pointer that indicates a transition from a given pstate to a different pstate. The voltage value, frequency value, and unique pointer of a given pstate definition are configurable, during operation of the data processing system, by the power manager module in response to changes in the operating parameters of the data processing system.
摘要翻译：公开了用于管理数据处理系统的处理器中的电力状态的系统，方法和计算机程序产品。在一个实施例中，本发明涉及具有动态可配置的功率状态（“pstates”）的数据处理系统。数据处理系统包括配置成在多个频率和电压状态下工作的处理器。数据处理系统还具有被配置为监视数据处理系统的操作的功率管理器模块。数据处理系统还包括具有多个pstate定义的pstates表，其中每个pstate定义包括电压值，频率值和指示从给定pstate到不同pstate的转换的至少一个唯一指针。给定pstate定义的电压值，频率值和唯一指针在数据处理系统的操作期间可由电源管理器模块根据数据处理系统的操作参数的变化进行配置。

96. 发明申请

US20100218029A1 System and Method for Managing the Power-Performance Range of an Application 有权
标题翻译：用于管理应用程序的电源性能范围的系统和方法
公开(公告)号：US20100218029A1
公开(公告)日：2010-08-26
申请号：US12390686
申请日：2009-02-23
申请人： Michael S. Floyd , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
发明人： Michael S. Floyd , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
IPC分类号： G06F1/08 , G06F9/44
CPC分类号： G06F1/3203 , G06F1/324 , Y02D10/126
摘要： Semiconductor device circuits and methods are provided for adjusting core processor performance based on usage metrics. Metric detection and adjustment are performed in digital logic hardware guided by registers providing maximum and minimum frequency settings, without intervening input from system software or firmware, thus greatly speeding the processor performance adjustment. Power-performance drivers provide applications or the operating system ability to specify maximum and minimum frequency requirements.
摘要翻译：提供半导体器件电路和方法，用于根据使用度量来调整核心处理器的性能。公制检测和调整在数字逻辑硬件中执行，由寄存器提供，提供最大和最小频率设置，无需系统软件或固件的干预输入，从而大大加快了处理器性能调整。电源性能驱动程序为应用程序或操作系统提供了规定最大和最小频率要求的能力。

97. 发明授权

US07587559B2 Systems and methods for memory module power management 失效
标题翻译：内存模块电源管理的系统和方法
公开(公告)号：US07587559B2
公开(公告)日：2009-09-08
申请号：US11463743
申请日：2006-08-10
申请人： Mark A. Brittain , Warren E. Maule , Karthick Rajamani , Eric E. Retter , Robert B. Tremaine
发明人： Mark A. Brittain , Warren E. Maule , Karthick Rajamani , Eric E. Retter , Robert B. Tremaine
IPC分类号： G06F12/00
CPC分类号： G11C5/143 , G06F1/3225 , G11C5/04 , G11C5/14 , G11C11/4072
摘要： Systems and methods for determining memory module power requirements in a memory system. Embodiments include a memory system with a physical memory and a memory controller. The physical memory includes a plurality of memory devices. The memory controller is in communication with the physical memory and has a logical memory for storing power usage characteristics associated with the physical memory. The power usage characteristics are generated in response to a current operating environment of the memory system.
摘要翻译：用于确定存储器系统中的存储器模块功率需求的系统和方法。实施例包括具有物理存储器和存储器控制器的存储器系统。物理存储器包括多个存储器件。存储器控制器与物理存储器通信，并且具有用于存储与物理存储器相关联的功率使用特性的逻辑存储器。响应于存储器系统的当前操作环境而产生功率使用特性。

98. 发明授权

US07444526B2 Performance conserving method for reducing power consumption in a server system 有权
标题翻译：降低服务器系统功耗的性能节省方法
公开(公告)号：US07444526B2
公开(公告)日：2008-10-28
申请号：US11154160
申请日：2005-06-16
申请人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
发明人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172 , Y02D50/20
摘要： A method for managing power in a data processing system having multiple components includes determining a power budget for the system. Activity levels during a forthcoming time interval are then predicted for each of the components. Using the predicted activity levels, the power budget is allocated among the system components. An activity limit is then established for each component based on its corresponding portion of the power budget. The activity of a component is then monitored and, if the component's activity exceeds the component's corresponding activity limit, constrained. Determining the predicted level of activity may include determining a predicted number of instructions dispatched by a processor component or a predicted number of memory requests serviced for a system memory component. Allocating the power budget includes allocating each component its corresponding standby power and a share of the system power available for dynamic powering based on the expected levels of activity.
摘要翻译：一种用于在具有多个组件的数据处理系统中管理电力的方法包括确定系统的功率预算。然后对于每个组件预测在即将到来的时间间隔期间的活动水平。使用预测的活动级别，在系统组件之间分配功率预算。然后根据功率预算的相应部分为每个组件建立活动限制。然后监视组件的活动，如果组件的活动超过组件的相应活动限制，则会受到限制。确定预测的活动水平可以包括确定由处理器组件分派的指令的预测数量或为系统存储器组件服务的预测数量的存储器请求。分配功率预算包括基于预期的活动水平来分配每个组件其相应的待机功率和可用于动态供电的系统功率的份额。

99. 发明授权

US06301575B1 Using object relational extensions for mining association rules 有权
标题翻译：使用对象关系扩展来挖掘关联规则
公开(公告)号：US06301575B1
公开(公告)日：2001-10-09
申请号：US09191424
申请日：1998-11-12
申请人： Atul Chadha , Balakrishna Raghavendra Iyer , Karthick Rajamani
发明人： Atul Chadha , Balakrishna Raghavendra Iyer , Karthick Rajamani
IPC分类号： G06F1730
CPC分类号： G06F17/30539 , Y10S707/99932
摘要： A method, apparatus, and article of manufacture for computer-implemented use of object relational extensions for mining association rules. Data mining is performed by a computer to retrieve data from a data store stored on a data storage device coupled to the computer. A multi-column data store organized using a multi-column data model is received. One of the columns in the multi-column data store represents a transaction, and each of the remaining columns in the multi-column data store represents elements of that transaction. A combination operator is performed to obtain candidate itemsets of data from the multi-column data store, each itemset being a combination of a number of rows of the multi-column data store. Large itemsets of data are generated from the candidate itemsets, wherein each itemset has at least a minimum support. Association rules are generated from the large itemsets of data, wherein each association rule has at least a minimum confidence.
摘要翻译：用于采矿关联规则的对象关系扩展的计算机实现使用的方法，装置和制品。数据挖掘由计算机执行以从存储在耦合到计算机的数据存储设备上的数据存储器中检索数据。接收使用多列数据模型组织的多列数据存储。多列数据存储中的列之一表示事务，多列数据存储中的其余列表示该事务的元素。执行组合运算符以从多列数据存储获得数据的候选项集，每个项集是多列数据存储的多行的组合。从候选项集中生成大量数据项，其中每个项集具有至少最小支持。关联规则是从大量数据集生成的，其中每个关联规则具有至少最小的置信度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式