会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 91. 发明申请
    • Isotactic 3, 4-isoprene-based polymer
    • 全异戊二烯基异戊二烯基聚合物
    • US20070179260A1
    • 2007-08-02
    • US10591322
    • 2005-03-04
    • Zhaomin HouLixin Zhang
    • Zhaomin HouLixin Zhang
    • C08F4/06C08F4/44
    • C08F136/08C08F4/54C08F4/52
    • The present invention provides 3,4-isoprene-based polymer with high regioregularity, in particular high tacticity. Specifically, the present invention provides an isoprene-based polymer, including a structural unit represented by Formula (I) in Claims, wherein the isotacticity of an arrangement of the structural units is 99% mmmm or more in terms of pentad content. Further, the present invention provides a production method for the isoprene-based polymer, which comprises polymerizing an isoprene-based compound in the presence of a polymerization catalyst containing a complex represented by the following Formula (A) in Claims.
    • 本发明提供了具有高定向性,特别是高立构规整度的3,4-异戊二烯类聚合物。 具体地说,本发明提供了一种异戊二烯类聚合物,其包括由权利要求中的式(I)表示的结构单元,其中结构单元的排列的全同立构规整度为五元组含量为99%mm以上。 此外,本发明提供了一种异戊二烯类聚合物的制造方法,其包括在含有权利要求中的下述通式(A)所示的络合物的聚合催化剂的存在下使异戊二烯系化合物聚合。
    • 96. 发明授权
    • Predication supporting code generation by indicating path associations of symmetrically placed write instructions
    • 通过指示对称放置的写指令的路径关联来支持代码生成的预测
    • US09262140B2
    • 2016-02-16
    • US12123083
    • 2008-05-19
    • Ram RanganMark W. StephensonLixin Zhang
    • Ram RanganMark W. StephensonLixin Zhang
    • G06F9/45
    • G06F8/4451
    • A predication technique for out-of-order instruction processing provides efficient out-of-order execution with low hardware overhead. A special op-code demarks unified regions of program code that contain predicated instructions that depend on the resolution of a condition. Field(s) or operand(s) associated with the special op-code indicate the number of instructions that follow the op-code and also contain an indication of the association of each instruction with its corresponding conditional path. Each conditional register write in a region has a corresponding register write for each conditional path, with additional register writes inserted by the compiler if symmetry is not already present, forming a coupled set of register writes. Therefore, a unified instruction stream can be decoded and dispatched with the register writes all associated with the same re-name resource, and the conditional register write is resolved by executing the particular instruction specified by the resolved condition.
    • 用于无序指令处理的预测技术提供了低硬件开销的有效的无序执行。 一个特殊的操作代码区分了程序代码的统一区域,其中包含依赖于条件分辨率的预测指令。 与特殊操作码相关联的字段或操作数指示操作码后面的指令数,并且还包含每个指令与其对应条件路径的关联的指示。 区域中的每个条件寄存器写入对于每个条件路径都有相应的寄存器写入,如果对称性尚未存在,编译器插入附加的寄存器写入,形成一组寄存器写操作。 因此,统一的指令流可以使用与相同重名资源相关联的寄存器写入进行解码和分派,并且通过执行由解析条件指定的特定指令来解决条件寄存器写入。
    • 99. 发明授权
    • Assigning memory to on-chip coherence domains
    • 将内存分配给片上相干域
    • US08543770B2
    • 2013-09-24
    • US12787939
    • 2010-05-26
    • William E. SpeightLixin Zhang
    • William E. SpeightLixin Zhang
    • G06F12/00
    • G06F12/0831
    • A mechanism is provided for assigning memory to on-chip cache coherence domains. The mechanism assigns caches within a processing unit to coherence domains. The mechanism then assigns chunks of memory to the coherence domains. The mechanism monitors applications running on cores within the processing unit to identify needs of the applications. The mechanism may then reassign memory chunks to the cache coherence domains based on the needs of the applications running in the coherence domains. When a memory controller receives the cache miss, the memory controller may look up the address in a lookup table that maps memory chunks to cache coherence domains. Snoop requests are sent to caches within the coherence domain. If a cache line is found in a cache within the coherence domain, the cache line is returned to the originating cache by the cache containing the cache line either directly or through the memory controller. If a cache line is not found within the coherence domain, the memory controller accesses the memory to retrieve the cache line.
    • 提供了一种用于将存储器分配给片上高速缓存一致性域的机制。 该机制将处理单元内的高速缓存分配给相干域。 该机制然后将大块内存分配给一致性域。 该机制监视在处理单元内的核心上运行的应用程序,以识别应用程序的需求。 然后,该机制可以基于在相干域中运行的应用的需要将存储器块重新分配给高速缓存一致性域。 当存储器控制器接收高速缓存未命中时,存储器控制器可以查找映射存储器块到高速缓存一致性域的查找表中的地址。 侦听请求被发送到连贯域内的缓存。 如果在相干域内的高速缓存中找到高速缓存行,则通过直接或通过存储器控制器的高速缓存行的高速缓存将高速缓存行返回到始发高速缓存。 如果在相干域内没有找到高速缓存行,则内存控制器访问内存以检索高速缓存行。