专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4123420A Aromatic copolyester composition containing phosphorus compounds 失效
标题翻译：含有磷化合物的芳香族共聚酯组合物
公开(公告)号：US4123420A
公开(公告)日：1978-10-31
申请号：US846670
申请日：1977-10-28
申请人： Kayomon Kyo , Yasuhiko Asai , Shinichi Tokumitsu
发明人： Kayomon Kyo , Yasuhiko Asai , Shinichi Tokumitsu
IPC分类号： C08G63/195 , C08K5/521 , C08G63/68
CPC分类号： C08G63/195 , C08K5/52 , C08K5/521 , Y10S260/24
摘要： An aromatic copolyester composition comprising (A) an aromatic copolyester derived from terephthalic acid, isophthalic acid and a bisphenol and (B) a phosphorus-containing compound represented by the general formula (II) ##STR1## wherein n is 0 or an integer of 1 to 3, and R is an alkyl group containing 1 to 18 carbon atoms, in which one or more of the hydrogen atoms of the alkyl group may be replaced by a halogen atom or a hydrocarbon group.Molded products obtained from the aromatic copolyester composition have markedly reduced coloration and reduced occurrence of water crazing.
摘要翻译：一种芳族共聚酯组合物，其包含（A）衍生自对苯二甲酸，间苯二甲酸和双酚的芳族共聚酯，和（B）由通式（II）表示的含磷化合物，其中n为0或 1〜3的整数，R为含有1〜18个碳原子的烷基，其中烷基的一个或多个氢原子可被卤素原子或烃基代替。

2. 发明授权

US07017825B2 IC card and data processing method therefor 有权
标题翻译： IC卡及其数据处理方法
公开(公告)号：US07017825B2
公开(公告)日：2006-03-28
申请号：US10316122
申请日：2002-12-11
申请人： Mitsuyoshi Ohya , Shinichi Tokumitsu
发明人： Mitsuyoshi Ohya , Shinichi Tokumitsu
IPC分类号： G06K19/06 , G06F12/00
CPC分类号： G07F7/1008 , G06F21/77 , G06F21/78 , G06Q20/341 , G06Q20/3576
摘要： Provided in a nonvolatile memory mounted in an IC card are a data block area 201, for storing data to be held; a reserve block area 202, for storing target data during a writing or reading process; and an address management area 203, for storing address data that correlate logical addresses and physical addresses associated with the data block area 201 and the reserve block area 202. In the writing process, data to be written is stored in the reserve block area 202, and for updating, address data that correspond to the reserve block area 202 in the address management area 203 and address data that corresponds to the data block area 201 designated by a command are rewritten.
摘要翻译：在安装在IC卡中的非易失性存储器中设置有用于存储要保持的数据的数据块区域201; 保留块区域202，用于在写入或读取过程期间存储目标数据; 以及地址管理区域203，用于存储将与数据块区域201和预留块区域202相关联的逻辑地址和物理地址相关联的地址数据。在写入处理中，要写入的数据被存储在保留块区域202中，并且用于更新与地址管理区域203中的保留块区域202相对应的地址数据和与指定的数据块区域201相对应的地址数据通过命令重写。

3. 发明申请

US20090210612A1 MEMORY CONTROLLER, NONVOLATILE MEMORY DEVICE, AND NONVOLATILE MEMORY SYSTEM 审中-公开
标题翻译：内存控制器，非易失性存储器件和非易失性存储器系统
公开(公告)号：US20090210612A1
公开(公告)日：2009-08-20
申请号：US12282693
申请日：2007-03-12
申请人： Masahiro Nakanishi , Masayuki Toyama , Yutaka Nakamura , Yasushi Gohou , Masanori Matsuura , Manabu Inoue , Tomoaki Izumi , Tetsushi Kasahara , Kazuaki Tamura , Kiminori Matsuno , Shunichi Iwanari , Shinichi Tokumitsu
发明人： Masahiro Nakanishi , Masayuki Toyama , Yutaka Nakamura , Yasushi Gohou , Masanori Matsuura , Manabu Inoue , Tomoaki Izumi , Tetsushi Kasahara , Kazuaki Tamura , Kiminori Matsuno , Shunichi Iwanari , Shinichi Tokumitsu
IPC分类号： G06F12/00 , G06F12/02
CPC分类号： G06F12/0246 , G06F2212/7203
摘要： In rewriting processing of logical sectors, data of the transferred logical sectors are temporarily stored in a memory buffer. When the buffer memory has been full filled with data, the data is written into a flash memory. In rewriting processing for the flash memory including a writing unit (page) having a capacity larger than a minimum writing unit (sector) from outside, the number of executions of the evacuation processing can be reduced and the fast data rewriting can be performed. Thus, it is possible to rationalize the evacuation processing for old data caused in the rewriting in units of sectors and to improve the data rewriting speed.
摘要翻译：在逻辑扇区的重写处理中，传送的逻辑扇区的数据被临时存储在存储缓冲器中。当缓冲存储器已经完全填满数据时，数据被写入闪存。在包括具有大于来自外部的最小写入单位（扇区）的容量的写入单元（页）的闪存的重写处理中，可以减少撤离处理的执行次数并且可以执行快速数据重写。因此，可以使以扇区为单位重写的旧数据的撤离处理合理化，并提高数据重写速度。

4. 发明授权

US07187692B1 Information communication system, noncontact IC card, and IC chip 有权
标题翻译：信息通信系统，非接触式IC卡和IC芯片
公开(公告)号：US07187692B1
公开(公告)日：2007-03-06
申请号：US10111985
申请日：2000-11-02
申请人： Mitsuyoshi Ooya , Shinichi Tokumitsu
发明人： Mitsuyoshi Ooya , Shinichi Tokumitsu
IPC分类号： H04L12/43
CPC分类号： G06K7/10059 , G06K7/0008 , G06K19/0723
摘要： An information communication system which includes a master station and a plurality of slave stations and enables reduction of the processing time of the whole system. When transmitting a response signal to the master station, each slave station generates not only a time slot number but also a time delay number. If a slave station detects a transmission of a response signal by another slave station having been performed prior to the time of the determined time delay number within the same time slot, the slave station does not transmit the response signal.
摘要翻译：一种包括主站和多个从站的信息通信系统，能够减少整个系统的处理时间。当向主站发送响应信号时，每个从站不仅产生时隙号，而且还生成时间延迟数。如果从站在同一时隙内在确定的时间延迟数的时间之前检测到已经执行的另一个从站发送响应信号，则从站不发送响应信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式