会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 53. 发明公开
    • 주파수 혼합기
    • 频率混频器
    • KR1020100056671A
    • 2010-05-28
    • KR1020080115589
    • 2008-11-20
    • 한양대학교 산학협력단
    • 윤태열안희우김종하
    • H03D7/12H03D7/14
    • PURPOSE: A frequency mixer is provided to require low power consumption by operating a MOS transistor which configures a transfer conductance-core circuit in a threshold voltage region. CONSTITUTION: A transfer conductance-core circuit(300) coverts a first frequency signal and generates a second frequency signal. A load unit(302) outputs the second frequency signal which is generated from the transfer conductance-core circuit. The transfer conductance-core circuit includes a transistor which operates in a threshold voltage region.
    • 目的:提供一种混频器,通过操作构成阈值电压区域中的传导电导 - 核心电路的MOS晶体管来要求低功耗。 构成:转移电导 - 核心电路(300)覆盖第一频率信号并产生第二频率信号。 负载单元(302)输出从转移电导 - 核心电路产生的第二频率信号。 转移电导 - 核心电路包括在阈值电压区域中工作的晶体管。
    • 54. 发明授权
    • 멀티 레이어 칩 인덕터의 시뮬레이션 장치 및 방법
    • 用于模拟多层芯片电感的装置和方法
    • KR100876414B1
    • 2008-12-29
    • KR1020070074181
    • 2007-07-24
    • 한양대학교 산학협력단
    • 윤태열김철준최병현
    • G06F17/10
    • G06F17/5036G06F17/10
    • A simulation apparatus and a method thereof are presented to grasp non-ideal frequency response characteristics of a multi layer chip inductor used in an ultra high frequency system circuit, by using an equivalent model. According to a simulation apparatus of a multi layer chip inductor, an input part(310) receives a circuit parameter of the multi layer chip inductor. A layer impedance calculation part(320) calculates layer impedance for the multi layer chip inductor on the basis of the circuit parameter. An impedance calculation part(330) calculates impedance of the multi layer chip inductor by summing end impedance and the calculated layer impedance. An equivalent model generation part(340) generates an equivalent circuit corresponding to the impedance of the multi layer chip inductor.
    • 提出了一种模拟装置及其方法,通过使用等效模型来掌握在超高频系统电路中使用的多层芯片电感器的非理想频率响应特性。 根据多层片式电感器的模拟装置,输入部(310)接收多层片式电感器的电路参数。 层阻抗计算部(320)基于电路参数计算多层片式电感器的层阻抗。 阻抗计算部分(330)通过求和端阻抗和计算出的层阻抗来计算多层片式电感器的阻抗。 等效模型生成部分(340)产生对应于多层芯片电感器的阻抗的等效电路。
    • 56. 发明公开
    • 재구성가능한 다중 대역 안테나
    • 可重新配置的多天线
    • KR1020080047874A
    • 2008-05-30
    • KR1020060117853
    • 2006-11-27
    • 한양대학교 산학협력단
    • 윤태열변승복임종혁이정안
    • H01Q5/335H01Q5/50H01Q1/38H01Q1/24
    • H01Q5/335H01Q1/241H01Q1/38H01Q5/50
    • A reconfigurable multi-band antenna is provided to obtain a characteristic satisfying Wibro(Wireless Broadband Internet) and DMB(Digital Multimedia Broadcasting) bands according to a switching characteristic of a PIN diode by using the PIN diode in a single-feed single antenna. A reconfigurable multi-band antenna includes a radiation patch(11), a feed line(19), an impedance converter(13), and a plurality of diodes(12). The radiation patch is arranged on a dielectric substrate and has first to third regions to form signal paths by a plurality of symmetrical slits(15). The third region is made of a thin film conductor to form the signal path from the first region to the second region. The feed line is electromagnetically connected to one end of the first region of the radiation patch to feed current to the radiation patch. The impedance converter is arranged between the radiation patch and the feed line to match impedance. The plurality of diodes are arranged at the slit regions respectively and turned on when applying a bias voltage to form the additional signal path from the first region to the second region.
    • 提供了一种可重新配置的多频带天线,以通过在单馈单天线中使用PIN二极管,根据PIN二极管的开关特性来获得满足Wibro(无线宽带因特网)和DMB(数字多媒体广播)频带的特性。 可重新配置的多频带天线包括辐射贴片(11),馈线(19),阻抗转换器(13)和多个二极管(12)。 辐射贴片布置在电介质基片上,并且具有第一至第三区域以通过多个对称狭缝(15)形成信号路径。 第三区域由薄膜导体制成,以形成从第一区域到第二区域的信号路径。 馈电线电磁连接到辐射贴片的第一区域的一端以将电流馈送到辐射贴片。 阻抗转换器布置在辐射贴片和馈线之间以匹配阻抗。 多个二极管分别设置在狭缝区域,并在施加偏置电压时形成从第一区域到第二区域的附加信号路径。
    • 57. 发明授权
    • 공통 인덕터를 이용하는 증폭기
    • 使用通用电感的放大器
    • KR100828187B1
    • 2008-05-08
    • KR1020070026016
    • 2007-03-16
    • 한양대학교 산학협력단
    • 윤태열이영섭
    • H03F1/26
    • H03F1/26H03F1/223H03F1/342H03F1/565H03F2200/372
    • An amplifier using a common inductor is provided to reduce a size of the chip and to minimize a parasitic component such as a parasitic capacitance by using the common inductor. An amplifier using a common inductor comprises an input terminal(601), an impedance matching unit(650), an amplifying unit(652), and a negative feedback unit(654). An input signal is inputted to the input terminal. The impedance matching unit matches an input frequency of the input signal with an equal output frequency using a first inductor(606). The amplifying unit amplifies the impedance-matched signal. The negative feedback unit performs a negative feedback of a part of the output signal from the amplifying unit, and removes a high frequency component of the resultant signal using the first inductor.
    • 提供使用公共电感器的放大器来减小芯片的尺寸,并通过使用公共电感来最小化诸如寄生电容的寄生分量。 使用公共电感的放大器包括输入端(601),阻抗匹配单元(650),放大单元(652)和负反馈单元(654)。 输入信号被输入到输入端。 阻抗匹配单元使用第一电感器(606)将输入信号的输入频率与相等的输出频率相匹配。 放大单元放大阻抗匹配信号。 负反馈单元执行来自放大单元的输出信号的一部分的负反馈,并且使用第一电感器去除所得信号的高频分量。