专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

2. 发明专利

JPS6139298A Control device of dynamic random access memory 失效
标题翻译：动态随机存取存储器的控制装置
公开(公告)号：JPS6139298A
公开(公告)日：1986-02-25
申请号：JP15703584
申请日：1984-07-27
申请人： Yokogawa Hokushin Electric Corp
发明人： SATO TAKASHI
IPC分类号： G11C11/406 , G11C11/34
摘要： PURPOSE: To decrease queuing time of an access and to speed up a memory system by making a method of refreshing special.
CONSTITUTION: DRAM8 is divided into two banks B0 and B1, an address on an address bus of a system is changed over to a row and a column and respective banks have a selector 7 which changes over a refreshing address. Thus, an address of a system is inputted to one side bank and the refreshing address is inputted to another bank and input is executed simultaneously for the bank in which a usual access is different from the refreshing. As one means of the method to divide the tank, in many cases the above-mentioned action is executed by using a binary condition of the least significant address "0" and "1" at the address of the system after the bank is changed. As the result, the usual access and the refreshing are alternately executed. After two banks are alternately refreshed, occurrence of a refreshing request is controlled by resetting a refreshing request counter 3.
COPYRIGHT: (C)1986,JPO&Japio
摘要翻译：目的：减少访问的排队时间，并通过特别刷新方法来加速内存系统。构成：DRAM8分为两组B0和B1，系统的地址总线上的一个地址被切换成一行和一列，并且相应的存储体有一个选择器7，它在更新地址上进行改变。因此，将系统的地址输入到一个侧面组，并且刷新地址被输入到另一个组，并且对于通常访问与刷新不同的组同时执行输入。作为划分油箱的方法的一种方法，在许多情况下，通过在系统的地址之后使用最低有效地址“0”和“1”的二进制条件来执行上述动作银行变更。结果，交替地执行通常的访问和刷新。在交替刷新两个存储体之后，通过重置刷新请求计数器3来控制刷新请求的发生。

IPRDB

热门服务

关于我们

友情链接

联系方式