会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明专利
    • Multi-layered electronic member
    • 多层电子会员
    • JP2013165181A
    • 2013-08-22
    • JP2012027553
    • 2012-02-10
    • Tdk CorpTdk株式会社
    • ONUMA TAKESHINAKAMURA KAZUHIRO
    • H01G4/30H01G4/232
    • PROBLEM TO BE SOLVED: To provide a multi-layered electronic member capable of suppressing structural defects and reducing occurrence of cracks.SOLUTION: A multi-layered electronic member 1 comprises an element pack 2 and external electrodes 3, 4. Each of the external electrodes 3, 4 includes a first member 10 positioned on main surfaces 2c, 2d, and a second member 12 continuous with the first member 10 and positioned on side surfaces 2e, 2f. An inner edge 10a of the first member 10 is arc-shaped in a direction in which a pair of end surfaces 2a, 2b are opposed, when viewed from a direction in which a pair of main surfaces 2c, 2d are opposed. An inner edge 12a of the second member 12 is arc-shaped in the direction in which the pair of end surfaces 2a, 2b are opposed, when viewed from a direction in which a pair of side surfaces 2e, 2f are opposed. A radius of curvature R1 of the edge 10a of the first member 10, a radius of curvature R2 of the edge 12a of the second member 12, a height dimension T, and a width dimension W satisfy the relationships of W>R1, T>R2, W/R1
    • 要解决的问题:提供能够抑制结构缺陷并减少裂纹发生的多层电子部件。解决方案:多层电子部件1包括元件组2和外部电极3,4。每个外部电极 3,4包括定位在主表面2c,2d上的第一构件10和与第一构件10连续并位于侧表面2e,2f上的第二构件12。 当从一对主表面2c,2d相对的方向观察时,第一构件10的内边缘10a在一对端面2a,2b相对的方向上呈弧形。 当从一对侧表面2e,2f相对的方向观察时,第二构件12的内边缘12a在一对端面2a,2b相对的方向上呈弧形。 第一构件10的边缘10a的曲率半径R1,第二构件12的边缘12a的曲率半径R2,高度尺寸T和宽度尺寸W满足W> R1,T> R2,W / R1
    • 6. 发明专利
    • Multi-layered capacitor
    • 多层电容器
    • JP2013165178A
    • 2013-08-22
    • JP2012027525
    • 2012-02-10
    • Tdk CorpTdk株式会社
    • ONUMA TAKESHINAKAMURA KAZUHIRO
    • H01G4/232H01G4/12H01G4/30
    • PROBLEM TO BE SOLVED: To provide a multi-layered capacitor capable of suppressing structural defects and reducing variation in capacitance.SOLUTION: A multi-layered capacitor 1 comprises an element pack 2 and external electrodes 3, 4. Each of the external electrodes 3, 4 includes a first member 10 positioned on the main surfaces 2c, 2d, a second member 12 continuous with the first member 10 and positioned on side surfaces 2e and 2f, and a third member 14 continuous with the first and second members 10, 12 and positioned on end surfaces 2a, 2b. In each of the external electrodes 3, 4, a B1 dimension between an inside tip 10a of the first member 10 in a direction in which the pair of end surfaces 2a, 2b are opposed and an external surface of the third member 14 is greater than a dimension between outer surfaces of the first member 10, and is greater than a B2 dimension between an inner tip 12a in a direction in which the pair of end surfaces 2a, 2b are opposed in the second member 12 and the external surface of the third member 14.
    • 要解决的问题:提供能够抑制结构缺陷并减少电容变化的多层电容器。解决方案:多层电容器1包括元件组2和外部电极3,4,每个外部电极3, 图4包括定位在主表面2c,2d上的第一构件10,与第一构件10连续并位于侧表面2e和2f上的第二构件12,以及与第一和第二构件10,12连续的第三构件14, 定位在端面2a,2b上。 在每个外部电极3,4中,在一对端面2a,2b相对的方向和第三构件14的外表面之间的第一构件10的内侧尖端10a之间的B1尺寸大于 在第一构件10的外表面之间的尺寸,并且大于在第一构件12中的一对端面2a,2b相对于第二构件12的方向上的内端12a与第三构件10的外表面之间的B2尺寸 成员14。
    • 7. 发明专利
    • Electronic component
    • 电子元件
    • JP2013058558A
    • 2013-03-28
    • JP2011195244
    • 2011-09-07
    • Tdk CorpTdk株式会社
    • SHIRAKAWA YUKIHIKONAKAMURA KAZUHIROKON SHINTARONOGIWA HIROMITSU
    • H01G4/30H01G4/232H01G4/252
    • H01G4/30H01C1/148H01G4/12H01G4/224H01G4/228H01G4/232H01G4/2325H01G4/248
    • PROBLEM TO BE SOLVED: To provide a low-cost and highly productive electronic component that can be closely and densely packaged.SOLUTION: An electronic component 1 comprises: an element body 2; external electrodes 3 and 4; and an insulating resin coating layer 21. The element body 2 comprises: a pair of end surfaces 2a and 2b that face each other; a pair of main surfaces 2c and 2d that face each other and extend so as to connect between the pair of end surfaces 2a and 2b; and a pair of side surfaces 2e and 2f that face each other and extend so as to connect the pair of main surfaces 2c and 2d. The external electrodes 3 and 4 are formed so as to cover part of the main surfaces 2c and 2d and/or part of the side surfaces 2e and 2f, and have respective Sn or Sn alloy plated layers. The insulating resin coating layer 21 covers at least respective portions of the external electrodes 3 and 4 that are formed so as to cover the side surfaces 2e and 2f.
    • 要解决的问题:提供可以紧密和密集包装的低成本和高生产率的电子部件。 电子部件1包括:元件主体2; 外部电极3和4; 和绝缘树脂涂层21.元件主体2包括:彼此相对的一对端面2a和2b; 一对主表面2c和2d,其彼此面对并延伸以连接在一对端面2a和2b之间; 以及一对侧面2e和2f,它们彼此面对并延伸以连接一对主表面2c和2d。 外部电极3和4形成为覆盖主表面2c和2d和/或侧面2e和2f的一部分的一部分,并且具有各自的Sn或Sn合金镀层。 绝缘树脂涂层21覆盖形成为覆盖侧表面2e和2f的外部电极3和4的至少各个部分。 版权所有(C)2013,JPO&INPIT
    • 8. 发明专利
    • Manufacturing method for electronic component
    • 电子元器件制造方法
    • JP2009239204A
    • 2009-10-15
    • JP2008086660
    • 2008-03-28
    • Tdk CorpTdk株式会社
    • TAMURA TAKEHISAKIN SHINTAROTAKAHARA WATARUSASAKI AKIRANAKAMURA KAZUHIRO
    • H01G4/252H01G4/12H01G4/30
    • PROBLEM TO BE SOLVED: To form an electrode layer with a smaller difference between the thickness of a part covering the face of a chip element and the thickness of a part covering an edge part.
      SOLUTION: The manufacturing method for an electronic component performs, several times, layer-forming steps to form a conductive paste layer on a chip element by pressing a part covering the end surface of a given conductive paste on a plate to separate the chip element from the planar surface after giving the conductive paste by immersing the end surface of the chip element and an edge part around the end surface into the conductive paste. The several layer-forming steps perform the layer-forming steps at least three times. In the three-time layer-forming steps that are consecutively carried out among the layer-forming steps performed several times, the speed for separating the chip element from the planar surface in the first and second layer-forming steps is greater than the speed for separating the chip element from the planar surface in the third layer-forming step.
      COPYRIGHT: (C)2010,JPO&INPIT
    • 要解决的问题:形成覆盖芯片元件的表面的部分的厚度与覆盖边缘部分的部分的厚度之间的差异较小的电极层。 解决方案:电子部件的制造方法进行多次层形成步骤,通过将覆盖在板上的给定导电糊的端表面的部分压在片上元件上形成导电糊层,以分离 通过将芯片元件的端面浸入导电性糊料中,并且将端部周边的边缘部分浸渍在导电性糊料中而得到导电性糊剂之后,从平坦面形成片状元件。 多个层形成步骤至少进行三次层形成步骤。 在多次执行的层形成步骤中连续执行的三次层形成步骤中,在第一和第二层形成步骤中将芯片元件与平面表面分离的速度大于 在第三层形成步骤中将芯片元件与平面表面分离。 版权所有(C)2010,JPO&INPIT
    • 9. 发明专利
    • Ferrite composition, ferrite core and electronic part
    • 铁素体组合物,铁素体和电子部件
    • JP2014156383A
    • 2014-08-28
    • JP2013034992
    • 2013-02-25
    • Tdk CorpTdk株式会社
    • TAKAGI EIKOITO KOITO MAMORUMURAKAMI MUTSUYOSHISASAKI HIROKATSUNAKAMURA KAZUHIRO
    • C04B35/30C01G53/00H01F1/34
    • PROBLEM TO BE SOLVED: To provide a ferrite composition that has a high Q value, has less change in inductance value (L value) due to temperature and is suitable for a ferrite core for an electronic pen, to provide a ferrite core composed of the ferrite composition and to provide an electronic part having the ferrite core.SOLUTION: The ferrite composition contains as primary components 47.0-49.95 mol% of FeO, 1.0-12.0 mol% of CuO, 28.0-35.0 mol% of ZnO and 0.01-2.4 mol% of MnO, and the balance composed of nickel oxide, contains as secondary components 2-65 ppm of P, 40-4,500 ppm of ZrOand 50-2,500 ppm of CoO, based on 100 pts.wt.of the primary components, further has an As content of not more than 10 ppm, and has the total content of FeOand MnOof not more than 50.1 mol%.
    • 要解决的问题:为了提供具有高Q值的铁氧体组合物,由于温度而具有较小的电感值(L值)变化,并且适用于电子笔的铁氧体磁心,从而提供由 铁氧体组成,并提供具有铁氧体磁芯的电子部件。溶解:铁氧体组合物含有作为主要组分的主要组分为FeO为原料的为原料为:FeO为1.0〜10.0mol%,CuO为1.0-12.0mol%,ZnO为28.0-35.0mol%,ZnO为0.01-2.4mol %的MnO和由氧化镍组成的余量,作为次要组分含有基于100重量份主要组分的P为2-65ppm的P,40-4,500ppm的ZrO和50-2,500ppm的CoO,还具有 As含量不大于10ppm,并且FeO和MnO的总含量不大于50.1mol%。