专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2004080338A Single stage link structure of main distributing frame 审中-公开
公开(公告)号：JP2004080338A
公开(公告)日：2004-03-11
申请号：JP2002237369
申请日：2002-08-16
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ASANO MASAHIKO , YOSHIHARA TAKASHI , ARAI JUNJI
IPC分类号： H04Q1/14
摘要： PROBLEM TO BE SOLVED: To obtain a single stage link structure of a main distributing frame for connecting a unit in a central office with a subscriber line in which a pass route can be formed and multiconnection can be made.
SOLUTION: The single stage link structure of a main distributing frame comprises input lines for inputting signals from subscriber lines to an MDF, a first matrix board and a second matrix board each having terminals arranged in matrix form, and output lines for outputting signals to an exchange. Rows of respective matrix boards are interconnected, the input line is connected with an arbitrary terminal of the first matrix board, that arbitrary terminal is connected with a terminal of the second matrix board which is then connected with an output terminal, thus forming a pass route between the subscriber line and the exchange.
COPYRIGHT: (C)2004,JPO

2. 发明专利

JP2008182473A Echo canceler and echo canceling method 有权
标题翻译： ECHO CANCELER和ECHO取消方法
公开(公告)号：JP2008182473A
公开(公告)日：2008-08-07
申请号：JP2007014164
申请日：2007-01-24
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ISHIGURO TAKASHI , KIHARA KOICHI , MASUYA KEN , ARAI JUNJI
IPC分类号： H04B3/23 , H04M1/60
CPC分类号： H04B3/234
摘要： PROBLEM TO BE SOLVED: To improve echo elimination performance under environment with large background noise without lowering a convergence speed under environment with small background noise.
SOLUTION: The echo canceler comprising an adaptive filter for generating a pseudo echo signal on the basis of a filter coefficient and a received input signal and an echo eliminating means for subtracting the pseudo echo signal from a transmission input signal and eliminating an echo signal is provided with a background noise estimating means for estimating the power of background noise of a near end on the basis of a residual error signal as a result of subtraction processing performed by the echo eliminating means, and a step size calculating means for using an estimated power value of background noise calculated by the background noise estimating means, calculating a step size value about update of the filter coefficient according to a prescribed step size calculation expression and giving the step size value to the adaptive filter.
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：在背景噪声大的环境下提高回波消除性能，而不会降低背景噪声小的环境下的收敛速度。解决方案：回波消除器，包括：基于滤波器系数和接收输入信号产生伪回波信号的自适应滤波器;以及用于从传输输入信号中减去伪回波信号并消除回波的回波消除装置信号被提供有背景噪声估计装置，用于作为由回波消除装置执行的减法处理的结果，基于剩余误差信号来估计近端的背景噪声的功率;以及步长计算装置，由背景噪声估计装置计算的背景噪声的估计功率值，根据规定的步长计算表达式计算关于滤波器系数的更新的步长值，并将步长值提供给自适应滤波器。版权所有（C）2008，JPO＆INPIT

3. 发明专利

JP2008153993A Electronic automatic exchange, telephone terminal, telephone communication system, and echo erasure method 审中-公开
标题翻译：电子自动交换机，电话终端，电话通信系统和ECHO ERASURE方法
公开(公告)号：JP2008153993A
公开(公告)日：2008-07-03
申请号：JP2006340374
申请日：2006-12-18
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ARAI JUNJI , KIHARA KOICHI , MASUYA KEN , ISHIGURO TAKASHI
IPC分类号： H04M3/00 , H04B3/23 , H04Q3/42
摘要： PROBLEM TO BE SOLVED: To provide an electronic automatic exchange that converges an echo in both telephone terminals immediately after starting a call regardless of the number input system of the telephone terminals, and can prevent the echo from increasing even if a double talk state occurs immediately after starting the call.
SOLUTION: The electronic automatic exchange has: a line echo canceler for forming a pseudo echo corresponding to a line echo in an external telephone terminal by an adaptive digital filter to erase an echo component in a telephone signal; and a signal transmission means for training for transmitting a signal for training to the side of the external telephone terminal for training for setting the filter coefficient of the adaptive digital filter.
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供一种电子自动交换机，无论电话终端的号码输入系统如何，都可以在开始呼叫之后立即收发两个电话终端中的回声，并且即使双重通话也能防止回声增加开始通话后立即发生状态。解决方案：电子自动交换机具有：线回波消除器，用于通过自适应数字滤波器形成对应于外部电话终端中的线路回声的伪回波，以擦除电话信号中的回声分量; 以及信号发送装置，用于将用于训练的信号发送到外部电话终端侧进行训练，用于训练以设置自适应数字滤波器的滤波器系数。版权所有（C）2008，JPO＆INPIT

4. 发明专利

JP2007025777A Data error detection/correction method and memory device with data error detection/correction function 审中-公开
标题翻译：具有数据错误检测/校正功能的数据错误检测/校正方法和存储器件
公开(公告)号：JP2007025777A
公开(公告)日：2007-02-01
申请号：JP2005203003
申请日：2005-07-12
申请人： Of Networks:Kk , Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社オー・エフ・ネットワークス , 株式会社沖コムテック , 沖電気工業株式会社
发明人： SAITO YOSHITAKA , ARAI JUNJI , OKAMOTO YASUSHI , TAZOE YASUHIRO
IPC分类号： G06F12/16
摘要： PROBLEM TO BE SOLVED: To attain universal data error detection/correction by simplifying processing, and reducing hard quantity.
SOLUTION: This memory device is provided with a non-volatile memory 10 for storing control data to which an error detection bit is added, a volatile memory 40 to be used for the operation of a device 1, a data reading circuit 20 for reading the control data stored in the memory 10, and for detecting the error of the read control data, a data writing circuit 30 for writing data with little error among the control data read by the circuit 20 in the memory 40, an error detection circuit 50 for reading the data written in the memory 40, and for successively detecting the error of the data in a timing in the non-operation of the memory 40 and a history writing circuit 60. When the error of data is detected by the circuit 50, the circuit 20 is controlled, and the data are read again from the memory 10, and written again in the memory 40 so that the data can be restored.
COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：通过简化处理来实现通用数据错误检测/校正，并且减少硬量。解决方案：该存储器件设置有非易失性存储器10，用于存储附加有错误检测位的控制数据，用于器件1的操作的易失性存储器40，数据读取电路20 用于读取存储在存储器10中的控制数据，并且用于检测读取的控制数据的错误;数据写入电路30，用于在由存储器40中的电路20读取的控制数据中写入少量误差的数据;错误检测用于读取写入存储器40中的数据的电路50，并且用于在存储器40和历史写入电路60的非操作中的定时中连续检测数据的误差。当数据的错误被电路检测到时如图50所示，对电路20进行控制，再次从存储器10读取数据，并再次写入存储器40，使数据能够恢复。版权所有（C）2007，JPO＆INPIT

5. 发明专利

JP2008158855A Correlation computing element and correlation computing method 审中-公开
标题翻译：相关计算单元和相关计算方法
公开(公告)号：JP2008158855A
公开(公告)日：2008-07-10
申请号：JP2006347718
申请日：2006-12-25
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： KIHARA KOICHI , MASUYA KEN , ISHIGURO TAKASHI , ARAI JUNJI
IPC分类号： G06F17/15
摘要： PROBLEM TO BE SOLVED: To provide a correlation computing element, calculating a correlation value with less computational complexity, and a correlation computing method applicable to such a correlation computing element.
SOLUTION: The correlation computing element calculates a normalized correlation factor Corr (n, k) for two kinds of discrete time signals X(n) and Y(n) which have a time difference k. The computing element comprises a first binary coding means for converting the discrete time signal X(n) to a 1-bit signal X
bin (n) according to whether it is less than an intermediate value of the dynamic range, equal to the intermediate value, or exceeds the intermediate value; a second binary coding means for converting the discrete time signal Y(n) to a 1-bit signal Y
bin (n) according to whether it is less than an intermediate value of the dynamic range, equal to the intermediate value or exceeds the intermediate value; and a computing means for calculating a correlation value between the 1-bit signals X
bin (n) and Y
bin (n) from the first and second binary coding means, and outputting it as the correlation factor Corr (n, k).
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供相关计算元件，以较少的计算复杂度计算相关值，以及适用于这种相关计算元件的相关计算方法。解决方案：相关计算元件计算具有时间差k的两种离散时间信号X（n）和Y（n）的归一化相关因子Corr（n，k）。计算单元包括第一二进制编码装置，用于根据其是否小于动态的中间值将离散时间信号X（n）转换成1位信号X SB SB（n）范围，等于中间值，或超过中间值; 第二二进制编码装置，用于根据其是否小于动态范围的中间值将离散时间信号Y（n）转换为1位信号Y SB SB（n），等于中间值或超过中间值; 以及用于从第一和第二二进制编码装置计算1比特信号X SB SB（n）和Y SB SB（n）之间的相关值的计算装置，以及将其作为相关因子Corr（n，k）输出。版权所有（C）2008，JPO＆INPIT

6. 发明专利

JP2008158312A Pitch estimator, pitch estimation method, self-correlation computing device, and self-correlation computation method 审中-公开
标题翻译： PITCH估算器，PITCH估计方法，自相关计算设备和自相关计算方法
公开(公告)号：JP2008158312A
公开(公告)日：2008-07-10
申请号：JP2006347738
申请日：2006-12-25
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： KIHARA KOICHI , MASUYA KEN , ISHIGURO TAKASHI , ARAI JUNJI
IPC分类号： G10L11/00 , G10L11/04
摘要： PROBLEM TO BE SOLVED: To detect a pitch period of a signal of discrete value system with less computation amount.
SOLUTION: A pitch estimator has a self-correlation computation unit which computes a self-correlation coefficient Corr(n, k) for a time difference k of a signal X(n) of discrete value system; and a maximum value detection means which detects, as a pitch period, a time difference which gives a maximum value from among the absolute values of a plurality of self-correlation coefficients Corr(n, k) which are different in time difference k, from the self-correlation coefficients Corr(n, k). The self-correlation computation device has a binary value encoding means which converts the signal X(n) to one bit signal X
bin (n), which conforms to a value below an intermediate value in its dynamic range or to the intermediate value or a value over the intermediate value; and a computation means which computes a self-correlation value of the one bit signal X
bin (n) and outputs it as a self-correlation coefficient Corr(n, k).
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：以较少的计算量来检测离散值系统的信号的音调周期。音调估计器具有自相关计算单元，其计算离散值系统的信号X（n）的时间差k的自相关系数Corr（n，k）; 以及最大值检测装置，其从时间差k的不同的多个自相关系数Corr（n，k）的绝对值中检测给出最大值的时间差，作为音调周期，自相关系数Corr（n，k）。自相关计算装置具有二进制值编码装置，其将信号X（n）转换成一个位信号X SB SB（n），其符合低于其动态范围中的中间值的值或中间值或超过中间值的值; 以及计算装置，其计算一个比特信号X SBB（n）的自相关值，并将其作为自相关系数Corr（n，k）输出。版权所有（C）2008，JPO＆INPIT

7. 发明专利

JP2004128998A Matrix board and three stage-link structure using the same 审中-公开
公开(公告)号：JP2004128998A
公开(公告)日：2004-04-22
申请号：JP2002291778
申请日：2002-10-04
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ARAI JUNJI , KASEDA TATSUYUKI , SUNAGA HIDEKAZU
IPC分类号： H04Q1/04
摘要： PROBLEM TO BE SOLVED: To provide a matrix board that can be made small even in the case of expanding an external connecting wire. SOLUTION: This matrix board is provided with a first substrate on which a plurality of connection patterns are displaced where connection pin holes are connected at both ends and a plurality of selection pin holes are provided between the connection pin holes, and a second substrate on which a plurality of connection patterns which have selection pin holes at position corresponding to the selection pin holes of the first substrate and are arranged in the direction crossing orthogonally with the connection pattern of the first substrate and connected to input and output wires and a plurality of connection pin holes provided at positions corresponding to the connection pin holes of the first substrate and connected to the external connecting wire. The connection patterns of the first and second substrates are overlapped on each other while electrically insulated, and connection pin holes and the selection pin holes arranged at the positions where the first and second substrates correspond to each other constitute connection terminals and selection terminals that are electrically connected when a pin is inserted. A signal circuit is formed by selectively inserting the pin inserted into a connection terminal into a selection terminal. COPYRIGHT: (C)2004,JPO

8. 发明专利

JP2009100437A Packet transit switching apparatus, method and program 审中-公开
标题翻译：分组交换设备，方法和程序
公开(公告)号：JP2009100437A
公开(公告)日：2009-05-07
申请号：JP2008110475
申请日：2008-04-21
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ITO AKITO , ARAI JUNJI , KUMOTA TATSUO
IPC分类号： H04M3/00 , H04L12/66 , H04L12/70 , H04L12/805 , H04L12/953 , H04M11/00
摘要： PROBLEM TO BE SOLVED: To reduce transit switching process time when performing packet transit switching between subscriber terminals connected through different communication paths. SOLUTION: A packet transit apparatus, comprising the packet transit switching apparatus that provides packet transit switching between subscriber terminals connected through different communication paths, includes a packet reception processing means for receiving a packet from a subscriber terminal connecting to respective communication path, a packet transit switching determination means for extracting communication data contained in a received packet if a packet transit switching is determined based on header information in the received packet, and a packet send processing means for sending a packet to the subscriber terminal connecting to respective communication path, i.e., for receiving the communication data extracted from the packet transit switching determination means and inserting and sending the extracted communication data sustaining the continuity of header contents to be sent to the subscriber terminals. COPYRIGHT: (C)2009,JPO&INPIT
摘要翻译：要解决的问题：在通过不同通信路径连接的用户终端之间执行分组传输切换时，减少传输切换处理时间。解决方案：一种分组传输装置，包括：通过不同通信路径连接的用户终端之间提供分组传输切换的分组转接交换装置，包括分组接收处理装置，用于从连接到相应通信路径的用户终端接收分组，分组传输切换确定装置，用于如果根据接收到的分组中的报头信息确定分组传输切换，则提取包含在接收分组中的通信数据;以及分组发送处理装置，用于向连接到相应通信路径的用户终端发送分组即，用于接收从分组转接切换确定装置提取的通信数据，并插入并发送所提取的通信数据，该通信数据维持要发送给用户终端的标题内容的连续性。版权所有（C）2009，JPO＆INPIT

9. 发明专利

JP2008311747A Residual echo suppression control unit, method, and program 有权
标题翻译：残疾ECHO抑制控制单元，方法和程序
公开(公告)号：JP2008311747A
公开(公告)日：2008-12-25
申请号：JP2007155363
申请日：2007-06-12
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： ISHIGURO TAKASHI , ARAI JUNJI , MASUYA KEN , KIHARA KOICHI
IPC分类号： H04B3/20
摘要： PROBLEM TO BE SOLVED: To resolve a sense of incongruity which has occurred when a center clipper system is used that could be given to a far end speaker when an active time is switched to an inactive time. SOLUTION: A residual echo suppression control device is for suppressing residual echo occurring to an echo canceler and is provided with: a background noise estimating means for estimating a power level of a near end background noise to output a first threshold in accordance with an estimation result of the background noise power level, on the basis of an input signal output from the echo canceler; and an amplitude control processing means for performing amplitude control with respect to the input signal from the echo canceler by using a input/output characteristic in accordance with a comparison result from the background noise estimating means between the first threshold and a second threshold. COPYRIGHT: (C)2009,JPO&INPIT
摘要翻译：要解决的问题：解决当使用中心裁剪系统时，当活动时间切换到非活动时间时可能会给予远端扬声器时出现的不协调感。解决方案：残余回声抑制控制装置用于抑制回波消除器发生的残余回波，并且具有：背景噪声估计装置，用于估计近端背景噪声的功率电平，以根据基于从回波消除器输出的输入信号的背景噪声功率电平的估计结果; 以及幅度控制处理装置，用于通过使用根据来自背景噪声估计装置的比较结果在第一阈值和第二阈值之间的输入/输出特性来执行关于来自回波消除器的输入信号的幅度控制。版权所有（C）2009，JPO＆INPIT

10. 发明专利

JP2008178060A Redundancy gateway system 有权
标题翻译： REDUNDANCY GATEWAY系统
公开(公告)号：JP2008178060A
公开(公告)日：2008-07-31
申请号：JP2007197425
申请日：2007-07-30
申请人： Oki Comtec Ltd , Oki Electric Ind Co Ltd , 株式会社沖コムテック , 沖電気工業株式会社
发明人： MASUYA KEN , KIHARA KOICHI , YAMAZAKI KOICHI , ISHIGURO TAKASHI , TAZOE YASUHIRO , ARAI JUNJI , SHIMOMURA TAKESHI
IPC分类号： H04L12/66 , H04J3/00 , H04L12/70 , H04L12/713 , H04L12/885 , H04M3/00
摘要： PROBLEM TO BE SOLVED: To provide a redundancy gateway system that can maximally avoid short interruption of data communication, caused by system switching in gateway units configured in a multiplex manner for a plurality of systems, and that can maintain the communication state prior to the system switching and avoid degradation of communication quality. SOLUTION: The redundancy gateway system generates a duplicate of a received packet, thereby supplying a packet of the same content to a plurality of gateway units. For each packet, a common write pointer, corresponding to identification information appended to the packet, is generated. Each of the plurality of gateway units writes the packet to its own jitter buffer, in accordance with the common write pointer corresponding to each supplied packet, sequentially reads out the written packet from the jitter buffer, and generates a TDM signal. One among the plurality of gateway units is selectively switched, and only the TDM signal generated by the one gateway unit is supplied to a TDM network. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供一种冗余网关系统，其可以最大限度地避免由多个系统配置的网关单元中的系统交换引起的数据通信的短暂中断，并且可以保持先前的通信状态对系统进行切换，避免通信质量下降。解决方案：冗余网关系统生成接收到的分组的副本，从而向多个网关单元提供相同内容的分组。对于每个分组，生成与附加到分组的标识信息相对应的公共写指针。多个网关单元中的每一个根据与每个提供的分组相对应的公共写指针将分组写入其自己的抖动缓冲器，从抖动缓冲器中顺序读出写入的分组，并产生TDM信号。选择性地切换多个网关单元中的一个，并且只有由一个网关单元生成的TDM信号被提供给TDM网络。版权所有（C）2008，JPO＆INPIT

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式