专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS58150393A INITIALIZATION SYSTEM OF TIME DIVISION SWITCHBOARD 失效
公开(公告)号：JPS58150393A
公开(公告)日：1983-09-07
申请号：JP3240782
申请日：1982-03-03
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： IRIBE SHINICHI , AKIYAMA NOBUYOSHI , AKATA KAZUHIKO , SHIDA TOMOHIKO , YOSHINO HARUYUKI
IPC分类号： H04Q3/60 , H04Q11/04
摘要： PURPOSE:To simplify a program of initialization and to shorten the setting time of initialization, by using the same format for both the space division and time division types at the side of a central processor and adding a logical gate circuit into a control circuit. CONSTITUTION:The initialization signals for both space and time division type line concentrators are set to a common output register 10A in a central controller 10. Then the ON signal for a subscriber scanning circuit 3, the OFF signal for a space division line concentration switch network 4, the OFF signal and the ON signal are set to a part (a) of the register 10A, a part (b), a part (c) for a subscriber circuit 5, a part (d) for a subscriber circuit 8 respectively. Then logical gate circuits are provided to control circuits 6 and 9. The circuit 3, the network 4, the circuit 5 and the circuit 8 are controlled by the initialization signal for the start and stop of their operations.

2. 发明专利

JPS5680722A INTERPROCESSOR CONTROL SYSTEM 失效
公开(公告)号：JPS5680722A
公开(公告)日：1981-07-02
申请号：JP15844779
申请日：1979-12-06
申请人： NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD , FUJITSU LTD
发明人： MASUO KAZUYUKI , AKATA KAZUHIKO , OGUCHI SEISHIROU , OBARA SUSUMU , TAGAMI MASATERU
IPC分类号： H04Q3/545 , G06F3/00 , G06F11/16 , G06F15/16 , G06F15/173
摘要： PURPOSE:To make it possible to apply a general-purpose microcomputer to duplexed redundancy constitution, by exercising access control between processors via both common buses by coupling common buses of two processing systems by a control circuit. CONSTITUTION:Common bus 14 to which processor 11, memory 12 and channel system device 19 to be controlled constituting the 1st microcomputer are connected respectively and common bus 24 to which processor 21, memory 22 and channel system device 29 to be controlled are connected respectively are coupled together by bus coupling control circuit 30. Further, processors 11 and 21 are connected directly to bus coupling control circuit 30 via control lines 31 and 32. Only one processor, when in operation, is permitted to occupy both the common buses, and both the processors, when in operation, are so controlled that both the common buses are selected on priority basis of disconnected.

3. 发明专利

JPS56140751A TEST SIGNAL TRANSMITTING AND RECEIVING SYSTEM 失效
公开(公告)号：JPS56140751A
公开(公告)日：1981-11-04
申请号：JP4362780
申请日：1980-04-04
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO , HITACHI LTD , FUJITSU LTD
发明人： AKATA KAZUHIKO , KIKUCHI AKIRA , ASAKURA JIYUNJI , KOJIMA KIMIFUMI , MURAKAMI KOUZOU
IPC分类号： H04M3/26 , H04M3/24 , H04Q3/60
摘要： PURPOSE:To realize the transmission and reception of the test signal by means of the PCM highway, by performing a test via an idle channel after once converting the test signal sent from the subscriber line testing trunk into a voice band analog signal. CONSTITUTION:The analog signal such as a test result sent from the testing trunk 13 is converted into an analog signal of the same voice band as an ordinary call by a converter 16 and then changed into a PCM code through the line concentrating trunk 14 and modulator/demodulator 15 after passing through an idle path of the line concentrating switch 12. The PCM code is sent to the test device 18 via an idle time slot in the PCM highway 17. The device 18 demodulates the PCM-coded signal and converts the voice band analog signal to extract an analog signal. The control signal sent from the device 18 is converted into a specified frequency within the voice band and then changed into a PCM to be sent to the testing trunk 13 via the highway 17 and the trunk 14.

4. 发明专利

JPS56122585A INTERRUPTION CONNECTING METHOD 失效
公开(公告)号：JPS56122585A
公开(公告)日：1981-09-26
申请号：JP2532280
申请日：1980-03-03
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： KOJIMA KIMIFUMI , KIKUCHI AKIRA , AKATA KAZUHIKO , ASAKURA JIYUNJI , FUKUDA HARUKI
IPC分类号： H04Q3/52
摘要： PURPOSE:To eliminate the influence of a speech current while turning on a semiconductor switch by flowing a constant current to a link to be interrupted via an interruption line in a telephone switchboard having a space-division network. CONSTITUTION:When interruption link 5 is connected by interruption to link 4 to be interrupted via switch PSW, a fine constant current flows from constant current supply circuit 11 in interruption trunk 9' to a loop via telephone set 1. This constant current reduces the on resistance of semiconductor switching element 3' and results in economy. Further, since the fine constant current is supplied from constant current supply circuit 11, the fine constant current flows to the link to be interrupted regardless of the value of the impedance of the link to be interrupted, so that the influence of the link to be interrupted upon an increase and decrease in speech current can nearly be ignored.

5. 发明专利

JPS56122560A AUXILIARY SYSTEM TESTING SYSTEM 失效
公开(公告)号：JPS56122560A
公开(公告)日：1981-09-26
申请号：JP2519280
申请日：1980-03-03
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： FUKUDA HARUKI , KOGURE KOUJI , AKATA KAZUHIKO , MATSUMOTO TAKASHI , OBARA SUSUMU
IPC分类号： H04M3/26 , H04M3/12
摘要： PURPOSE:To control both an existing and an auxiliary control devices by one master station, by making one control device communicate with the master station and also testing the other control device by the master station, in two control units connected to the master station through the interface IF equipment. CONSTITUTION:The existing and auxiliary systems between the master station 1 and the IF equipment 2 are connected by the transmission lines 5, 6, respectively, the equipment 2 and both the existing and auxiliary control devices 3, 4 are connected by the IF lines 5', 6' corresponding to the lines 5, 6, respectively, and also the IF line 7 corresponding to the line 6, and the IF line 8 corresponding to the line 5 are connected to the devices 3, 4, respectively. When the normal operation is executed, the master station 1 communicates with the device 3 through the line 5 and the IF line 5', and also the device 4 is tested by the master station through the line 6 and the IF line 6'. When the line 6 is disconnected, the master station 1 utilizes an idle time of communication with the device 3, and tests the device 4 through the line 5, the equipment 2 and the IF line 8 by giving the instruction to the equipment so that the IF line 5' is switched to the auxiliary system IF line 8 connected to the device 4. In case when the line 5 is faulty, as well, the device 3 is controlled by the master station 1 through the line 6, the equipment 2 and the IF line 7.

6. 发明专利

JPS58151196A CONTROLLING SYSTEM OF SUBSCRIBER CIRCUIT 失效
公开(公告)号：JPS58151196A
公开(公告)日：1983-09-08
申请号：JP3422482
申请日：1982-03-04
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： ITOU KAZUHIKO , TAWARA KANJI , AKATA KAZUHIKO , TAKEUCHI WATARU , KATAYAMA TADASHI
IPC分类号： H04Q3/42 , H04Q11/04
摘要： PURPOSE:To prevent the fetching of mis-control information at a subscriber circuit side generated at rewrite of subscriber circuit control information and at switching of spare system, by writing a mis-frame bit in writing a control signal to a storage section, reading out the control signal after taking a prescribed timing and rewriting a mis-frame bit of the said storage section into a correct frame bit. CONSTITUTION:At the accessing with the software from a controller, selectors 6, 6' select mis-frame bits 2, 2' and write subscriber circuit control information 1, 1' and the bits 2, 2' in memories 8, 8'. The information of incoming multi-frame is transferred in a mis-frame bit to prevent from being transmitted as information in writing to the memories when the old multi-frame information is mixed and the said multi-frame information is thrown away at the subscriber circuit. Then, the mis-frame bit is detected at mis-frame bit detection circuits 9, 9', the frame bit of the memories 8, 8' is rewritten into a correct frame bit to correct the multi-frame information to be transferred here after.

7. 发明专利

JPS58150390A SUBSCRIBER LINE CONCENTRATOR 失效
公开(公告)号：JPS58150390A
公开(公告)日：1983-09-07
申请号：JP3240582
申请日：1982-03-03
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： KOJIMA KIMIFUMI , AKIYAMA NOBUYOSHI , AKATA KAZUHIKO , OONO MASAHIKO , MURAKAMI KOUZOU
IPC分类号： H04Q3/60
摘要： PURPOSE:To improve the packing density of a subscriber line concentrator, by packing (m/pXn) units of switch materials and n/p units of subscriber circuits to an electronic package. CONSTITUTION:For connection of a back wiring board 9, a multi-connection is given between equal level of an output terminal 2 of each of (p) sheets of switch materices 3 to obtain (n) pieces of outgoing lines. Thus (mXn) switch matrices are produced. These (n) pieces of outgoing terminals are connected with 1:1 correspondence to (n/pXp=n) units of subscriber circuits. Then (m) pieces of subscriber lines are connected to an input terminal 1 of the matrix 3 and selected to an output terminal of either one of matrices 3 by a control circuit. Then the subscriber lines are connected to an incoming terminal 4 of either one of subscriber circuits via the board 9 and then to one of (n/pX=n) units of subscriber circuits 5. The talking signal undergoes an A/D conversion through the circuit 5 and is connected to a channel switch of a switchboard via an input/output terminal 6.

8. 发明专利

JPS5671111A CONTROL OPERATION MONITOR SYSTEM 失效
公开(公告)号：JPS5671111A
公开(公告)日：1981-06-13
申请号：JP14790679
申请日：1979-11-15
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO , HITACHI LTD , FUJITSU LTD
发明人： AKATA KAZUHIKO , MASUO KAZUYUKI , SEO TOMIHIDE , DEWA HIROSHI , FUKUSHIMA TOMOYOSHI
IPC分类号： G05B23/02
摘要： PURPOSE:To detect anomaly of the control system and the system to be controlled, by monitoring the output of the timer which is reset when commands are issued from the control system to the system to be controlled and when the execution completion signal is returned from the system to be controlled. CONSTITUTION:Control information 11 and status signal 12 are sent from control system 1 to system 2 to be controlled, and return information 13 and return reporting signal 14 are sent from system 2 at the execution completion time. Timer 3 is reset by the OR signal between status signal 12 and reporting signal 14 and starts counting again. Preset value M is set simultaneously with inputting of the status signal. Signal 16 is output when counter 5 in the timer overflows, and anomaly of system 1 or system 2 is decided by system monitor part 7 to output operation mode switching signals 19 and 20.

9. 发明专利

JPS5825750A TEST SYSTEM FOR OPERATION COLLATION OF DUAL TIME DIVISION CHANNEL 失效
公开(公告)号：JPS5825750A
公开(公告)日：1983-02-16
申请号：JP12382881
申请日：1981-08-07
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO , HITACHI LTD , OKI ELECTRIC IND CO LTD
发明人： MURAKAMI KOUZOU , SANBE TAKESHI , KAWADA AKIRA , GOUHARA SHINOBU , AKATA KAZUHIKO
IPC分类号： H04M3/26 , H04M3/24 , H04Q3/52 , H04Q11/04
摘要： PURPOSE:To operate a collating circuit only for the occurrence of a true trouble to eliminate the ineffective processing of a central processing unit, by synchronizing dual channel systems and controlling parts with each other, respectively. CONSTITUTION:Control instruction receiving circuits 6 and 7 of channel systems 2 and 3, which are made dual in the thermal stand-by type, and a control instruction transmitting circuit 8 of a channel controlling part 1 receive clocks from a clock supply device 4 through lines 11-13 to operate. When the control instruction transmitting circuit 8 transmits a channel controlling instruction to channel systems through lines 9 and 10, this instruction reaches channel systems 2 and 3 in different times by the difference between transmission delays on lines 9 and 10. Channel systems 2 and 3 take in the control instruction at the same time prescribed by the clock by receiving circuits 6 and 7 and start the control operation. Therefore, operations of channel systems 2 and 3 coincide with each other in respect to time, and a collating circuit 5 detects the dissidence only when operations of channel systems do not coincide with each other truly.

10. 发明专利

JPS5559353A MAGNETIC PROPERTY MEASURING DEVICE 失效
公开(公告)号：JPS5559353A
公开(公告)日：1980-05-02
申请号：JP13169278
申请日：1978-10-27
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： HANDA TOORU , AKATA KAZUHIKO , SAKIDA KAZUTAKA
IPC分类号： G01R33/12 , G01R33/14
摘要： PURPOSE:To ensure a high-accuracy measurement of the composite semi-hard magnetic material or the like in terms of the magnetic properties of the complicated multiple items as well as to secure a high flexibility to give the free setting of the measurements according to the materials to be measured. CONSTITUTION:Controller 01 starts operation by start signal 1 and then erases via the clear signal the undesired data for up-down counters 26, 36, 41 and 42 plus temporary memory units 27, 37 and 44 each. Magnetic material 12 to be measured is inserted into detection coil 21 to actuate current generator 10. Magnetization current i1 increases with start signal 2, and thus count value NH obtained by integrating the signal voltage produced at detection coil 31 increases. And signals tP6 and tP7 are generated every time the agreement is obtained between value NH and the plus and minus value of comparison values C56 and C57 which are set at numerical value setters 51-57, and the current inversion is commanded to generator 10. The gate signal which actuates comparators 61-67 is delivered from controller 01 with every inversion of the current, and numerical value detection signals tP1- tP5 are produced from the comparators to detect the magnetic holding forces (tP2, C52), the residual magnetic flux densities (tP3, C53), the permeabilities (tP5, C55) to an optional magnetic field, and others.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式