专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2008107500A Submersion confirming paper and mobile terminal 审中-公开
标题翻译：分发确认纸和移动终端
公开(公告)号：JP2008107500A
公开(公告)日：2008-05-08
申请号：JP2006289194
申请日：2006-10-24
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI , KOBAYASHI MASAO , SUGAWARA SHUICHI , MOCHIZUKI KENICHI
IPC分类号： G09F3/02 , H04M1/02 , H04M1/21
摘要： PROBLEM TO BE SOLVED: To provide submersion confirming paper that can be easily attached to a prescribed position, and to provide a mobile terminal. SOLUTION: Regarding the submersion confirming paper 30, a see-through protection part 32 is disposed on the side viewable through the window 25b of a reaction part 31, and a tacky adhesive part 33 is disposed on the reaction part 31 being the side opposite to the protection part 32. Then, it is unnecessary to directly stick the paper 30 to the periphery of the window 25b, and the paper 30 is previously stuck to other modules 27a, 27b or a substrate, etc., stored in a housing 12. Consequently, sticking operability is enhanced, and also, defective sticking is avoided. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提供可以容易地附接到规定位置的浸没确认纸，并提供移动终端。解决方案：关于浸没确认纸30，透视保护部件32设置在可通过反应部件31的窗口25b观看的侧面上，并且粘合剂部件33设置在反应部件31上，而不需要将纸张30直接粘贴到窗口25b的周围，并且预先将纸30粘贴到存储在其中的其他模块27a，27b或基板等上因此，粘附可操作性增强，并且也避免了不良粘附。版权所有（C）2008，JPO＆INPIT

2. 发明专利

JP2008103607A Semiconductor device and its manufacturing method 审中-公开
标题翻译：半导体器件及其制造方法
公开(公告)号：JP2008103607A
公开(公告)日：2008-05-01
申请号：JP2006286203
申请日：2006-10-20
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： TAMURA NOBUMASA , SUZUKI TAKESHI , OTANI KAZUHIRO
IPC分类号： H01L29/78 , H01L21/8238 , H01L27/092
CPC分类号： H01L21/823807 , H01L29/7843 , Y10S438/938
摘要： PROBLEM TO BE SOLVED: To provide a semiconductor device in which a stress insulating film is formed on a gate electrode, preventing the reduction of a driving capability of an MIS transistor. SOLUTION: The semiconductor device has a first MIS transistor formed in a first active region 100b on a semiconductor substrate 100. The first MIS transistor comprises: a first gate insulating film 103b formed on the first active region 100b; a first gate electrode 104b formed on the first gate insulating film 103b; a first stress insulating film 111b which is formed on an upper face in the first gate electrode 104b and on a side face in a gate length direction for applying first stress to a channel of the first MIS transistor in the gate length direction; and a first underlaying insulating film 112 formed on a side face in a gate width direction in the first gate electrode 104b. The first stress insulating film 111b is not formed on the side face in the gate width direction of the first gate electrode 104b. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：为了提供在栅电极上形成应力绝缘膜的半导体器件，防止了MIS晶体管的驱动能力的降低。解决方案：半导体器件具有形成在半导体衬底100上的第一有源区100b中的第一MIS晶体管。第一MIS晶体管包括：形成在第一有源区100b上的第一栅极绝缘膜103b; 形成在第一栅极绝缘膜103b上的第一栅电极104b; 第一应力绝缘膜111b，其形成在第一栅电极104b的上表面和栅极长度方向的侧面上，用于向栅极长度方向的第一MIS晶体管的沟道施加第一应力; 以及形成在第一栅电极104b中的栅极宽度方向的侧面上的第一底层绝缘膜112。第一应力绝缘膜111b不形成在第一栅电极104b的栅宽度方向的侧面上。版权所有（C）2008，JPO＆INPIT

3. 发明专利

JP2007123358A Semiconductor device and its manufacturing method 有权
标题翻译：半导体器件及其制造方法
公开(公告)号：JP2007123358A
公开(公告)日：2007-05-17
申请号：JP2005310244
申请日：2005-10-25
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI , TSUTSUI MASASHI
IPC分类号： H01L29/78 , H01L21/28 , H01L21/768 , H01L21/8238 , H01L23/522 , H01L27/092 , H01L29/423 , H01L29/49
CPC分类号： H01L21/823807 , H01L21/823864 , H01L21/823878
摘要： PROBLEM TO BE SOLVED: To improve the mobility of carriers in a channel region in an NMIS region. SOLUTION: The semiconductor device comprises the NMIS region 103 demarcated by element isolation 102 in a semiconductor substrate 101, a gate insulation film 111 formed on the NMIS region 103 and on the element isolation 102 so as to stride over the NMIS region 103, a gate electrode 112 formed on the gate insulation film 111, side wall insulation films (114, 115, and 116) formed on the side face of part of the first gate electrode 112 which exists on the element isolation 102, an n-type extension diffusion layer 117, and an n-type impurity diffusion layer 118. Furthermore, a liner film 35 having tensile stress is formed on the entire surface of the semiconductor substrate 101. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提高NMIS区域中的信道区域中的载波的移动性。解决方案：半导体器件包括通过半导体衬底101中的元件隔离102划分的NMIS区域103，形成在NMIS区域103上的栅极绝缘膜111和元件隔离层102上跨越NMIS区域103 形成在栅极绝缘膜111上的栅电极112，形成在存在于元件隔离部102上的第一栅电极112的一部分的侧面上形成的侧壁绝缘膜（114,115,116），n型延伸扩散层117和n型杂质扩散层118.此外，在半导体衬底101的整个表面上形成具有拉伸应力的衬垫膜35.（C）2007，JPO＆INPIT

4. 发明专利

JP2003008220A Method of manufacturing circuit board 审中-公开
标题翻译：制造电路板的方法
公开(公告)号：JP2003008220A
公开(公告)日：2003-01-10
申请号：JP2001185397
申请日：2001-06-19
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI , TOMEKAWA SATORU , NISHIYAMA TOSAKU , OGURA TETSUYOSHI , NAKAMURA SADASHI
IPC分类号： B29C43/18 , B29K105/20 , B29L31/34 , H05K3/46
摘要： PROBLEM TO BE SOLVED: To provide a circuit board which is superior in connection reliability, even if an interfaces among dissimilar material layers formed of a laminate is low in strength. SOLUTION: A circuit board is equipped with a two or more layered wiring layer, an inner via used for electrically connecting the wiring layers, and an insulator layer formed of two or more layered laminate. An inner via provided to the surface layer of the insulator layer is set larger in diameter than that provided to the other part.
摘要翻译：要解决的问题：为了提供一种连接可靠性优异的电路板，即使由层叠体形成的异种材料层之间的界面强度低。解决方案：电路板配备有两层或多层分层布线层，用于电连接布线层的内孔，以及由两层或多层叠层形成的绝缘层。设置到绝缘体层的表面层的内部通孔的直径设定为比提供给另一部分的直径更大。

5. 发明专利

JP2008159863A Semiconductor device and its manufacturing method 有权
标题翻译：半导体器件及其制造方法
公开(公告)号：JP2008159863A
公开(公告)日：2008-07-10
申请号：JP2006347387
申请日：2006-12-25
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI , TSUTSUI MASASHI
IPC分类号： H01L29/78 , H01L21/336 , H01L21/76 , H01L21/764 , H01L21/8234 , H01L21/8238 , H01L27/08 , H01L27/088 , H01L27/092
CPC分类号： H01L21/823807 , H01L21/823878 , H01L29/6656 , H01L29/6659 , H01L29/7846
摘要： PROBLEM TO BE SOLVED: To improve the driving capability of a transistor by improving the mobility of a carrier in an active region of the transistor surrounded by an element separation region. SOLUTION: A void region 103 is disposed in the element separation region 102 adjacent to an NMOS region 105 in a channel length direction. The void region is not disposed in the element separation region 104 adjacent to the NMOS region 105 in a channel width direction. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：通过提高由元件分离区域围绕的晶体管的有源区域中的载流子的迁移率来提高晶体管的驱动能力。解决方案：在沟道长度方向上与NMOS区域105相邻的元件分离区域102中设置空隙区域103。空隙区域不设置在与沟道宽度方向上的NMOS区域105相邻的元件分离区域104中。版权所有（C）2008，JPO＆INPIT

6. 发明专利

JP2006139100A Communication terminal 有权
标题翻译：通讯终端
公开(公告)号：JP2006139100A
公开(公告)日：2006-06-01
申请号：JP2004329074
申请日：2004-11-12
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： OTA YASUHIKO , KOBAYASHI TSUKASA , SUZUKI TAKESHI
IPC分类号： G09F9/00 , G02F1/1333 , H04M1/02 , H05F3/02
摘要： PROBLEM TO BE SOLVED: To provide a communication terminal in which a liquid crystal display section is protected against a short circuit caused by static electricity without adversely affecting the transmitting and receiving operations of a communication section to improve reliability thereby.
SOLUTION: The communication terminal is provided with: a casing 25; the radio section and the circuit board which are stored in the casing 25; the liquid crystal display section 29 which is connected to the circuit board and disposed in an opening section 45 of the casing 25; and the protective cover 53 which is made of a resin and covers the liquid crystal display section 29 in a see-through manner, wherein an electrically conductive layer is arranged in the peripheral section of the protective cover 53 and is formed so that the layer is not continuously connected in a ring shape.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供一种通信终端，其中液晶显示部分被保护免受静电引起的短路，而不会不利地影响通信部分的发送和接收操作，从而提高可靠性。
解决方案：通信终端设置有：壳体25; 存储在壳体25中的无线电部分和电路板; 连接到电路板并设置在壳体25的开口部分45中的液晶显示部分29; 以及由树脂制成并以透视方式覆盖液晶显示部分29的保护盖53，其中导电层布置在保护盖53的周边部分中，并且形成为使得该层是不连续连接成环形。版权所有（C）2006，JPO＆NCIPI

7. 发明专利

JP2006040073A Integrated circuit and access control method therefor 审中-公开
标题翻译：集成电路及其访问控制方法
公开(公告)号：JP2006040073A
公开(公告)日：2006-02-09
申请号：JP2004220989
申请日：2004-07-29
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI
IPC分类号： G06F21/24
摘要： PROBLEM TO BE SOLVED: To provide an integrated circuit capable of restricting reading to a storage means by a third party except a manufacturer to secure safety and secrecy of data or a program, and to provide an access control method therefor.
SOLUTION: When reading data from the storage means 103 incorporated in a microcomputer 101 and controlled by communication data 202 imparted from the outside, the reading by the communication data 202 is made to be possible only when perfectly clearing the storage means 103. When at least one piece of data is written in the storage means 103, the reading by the communication data 202 is forbidden.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供一种集成电路，其能够限制除制造商之外的第三方对存储装置的读取以确保数据或程序的安全性和保密性，并提供其访问控制方法。解决方案：当从包含在微型计算机101中的存储装置103读取数据并由从外部传送的通信数据202进行控制时，通信数据202的读取只有在完全清除存储装置103时才是可能的。当至少一条数据被写入存储装置103时，禁止通信数据202的读取。版权所有（C）2006，JPO＆NCIPI

8. 发明专利

JP2005115042A Display device and display method therefor 审中-公开
标题翻译：显示装置及其显示方法
公开(公告)号：JP2005115042A
公开(公告)日：2005-04-28
申请号：JP2003349265
申请日：2003-10-08
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI
IPC分类号： G09G3/00 , G09F13/00 , G09F13/20 , G09G3/20 , G09G3/32
摘要： PROBLEM TO BE SOLVED: To provide a display device and a display method, which can yet further attract the attention to the display contents, by synchronizing the blinking operation of a luminescent material of a sub display part with the display contents of a display part, in the display device equipped with the display part for displaying a character or a figure and the sub display part around the display part, for making conspicuous in the vicinity of the display contents. SOLUTION: A memory part 20 of the display device is provided with a positional information part 20e for storing positional information on the luminescent material of the display part. The blinking of the luminescent material of the sub display part is controlled, according to the value of the positional information part. Accordingly, the blinking of the luminescent material of the sub display part can be synchronized with the display contents of the display part. COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：为了提供一种能够进一步引起对显示内容的关注的显示装置和显示方法，通过使副显示部分的发光材料的闪烁操作与a的显示内容同步显示部件，在配备有用于显示字符或图形的显示部分的显示装置和显示部分周围的副显示部分，用于显示在显示内容附近。解决方案：显示装置的存储部件20设置有用于存储关于显示部件的发光材料的位置信息的位置信息部分20e。根据位置信息部分的值控制副显示部分的发光材料的闪烁。因此，副显示部分的发光材料的闪烁可以与显示部分的显示内容同步。版权所有（C）2005，JPO＆NCIPI

9. 发明专利

JP2006079897A Electronic decoration fixture 审中-公开
标题翻译：电子装饰品
公开(公告)号：JP2006079897A
公开(公告)日：2006-03-23
申请号：JP2004261087
申请日：2004-09-08
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： SUZUKI TAKESHI
IPC分类号： F21S10/06 , F21Y101/02
摘要： PROBLEM TO BE SOLVED: To solve a problem wherein, in a conventional technique of an electronic decoration fixture for expressing flame by LED light-emitting elements, a small flame such as a candle indoors can be realized, but a large flame such as bonfire set outdoors or a realistic movement of a flame due to wind can not be expressed.
SOLUTION: The electronic decoration fixture 10 is provided with; a plurality of LED light-emitting elements 25; a transparent indented surface light diffusion plate 28 arranged at a required distance from the LED light-emitting elements; and a control part 18 carrying out brightness control of the LED light-emitting elements 25. The control part 18 expresses a realistic movement of a flame by changing over light-emitting patterns in a plurality of flame shapes in a required time interval.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：解决的问题：为了解决在LED发光元件表现火焰的电子装饰装置的现有技术中，能够实现室内蜡烛等小火焰，而是能够实现大火焰作为在户外的篝火或由于风而引起的火焰的现实运动不能表达。
解决方案：电子装饰灯具10设有：多个LED发光元件25; 以与LED发光元件相距的距离配置的透明凹凸面光漫射板28; 以及执行LED发光元件25的亮度控制的控制部分18.控制部分18通过在所需时间间隔内改变多个火焰形状的发光图案来表示火焰的真实运动。版权所有（C）2006，JPO＆NCIPI

10. 发明专利

JP2004260196A Substrate material for circuit-forming and its manufacturing method 审中-公开
公开(公告)号：JP2004260196A
公开(公告)日：2004-09-16
申请号：JP2004095161
申请日：2004-03-29
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： YAMANE SHIGERU , KAWAMOTO EIJI , KOMODA HIDEAKI , SUZUKI TAKESHI , NISHII TOSHIHIRO , NAKAMURA SHINJI
IPC分类号： B32B5/28 , H05K1/03
摘要： PROBLEM TO BE SOLVED: To provide a substrate material for circuit-forming which prevents gaps between an impregrated sheet and a film of release properties, in a circuit-forming substrate manufactuiring method which includes a process for laminating the film of release properties on one side or both side of the impregnated sheet.
SOLUTION: The impregnated sheet has a fiber sheet, a resin material contained in the fiber sheet, and a resin layer having a smooth surface layer made of the same material as the resin material formed on the fiber sheet, and the film of release properties is laminated on both sides of the impregnated sheet.
COPYRIGHT: (C)2004,JPO&NCIPI

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式