会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Plasma display panel
    • 等离子显示面板
    • JP2007115612A
    • 2007-05-10
    • JP2005308187
    • 2005-10-24
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • TANAHASHI SATOSHIOKUMURA SHIGEYUKIWAKABAYASHI SHUNICHISETOGUCHI HIROSHIKAMATANI TAKAYUKI
    • H01J11/22H01J11/34H01J11/38
    • PROBLEM TO BE SOLVED: To provide a plasma display panel in which unevenness of luminance in the panel surface is suppressed and increase of impressing voltage is contained.
      SOLUTION: The plasma display panel comprises a substrate 4 and a rear substrate 9 installed opposed to each other so as to form a discharge space in between, a plurality of scanning electrodes 5 and sustaining electrodes 6 formed on the substrate 4, and a dielectric layer 7 formed so as to cover the scanning electrodes 5 and the sustaining electrodes 6. In this case, the dielectric constant of the dielectric layer 7 in the center part C of the substrate 4 is made larger than that of the dielectric layer 7 at both end parts B of the substrate 4.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:提供一种等离子体显示面板,其中抑制面板表面的亮度不均匀性并且包含施加电压的增加。 解决方案:等离子体显示面板包括彼此相对安装以在其间形成放电空间的基板4和后基板9,多个扫描电极5和形成在基板4上的维持电极6,以及 形成为覆盖扫描电极5和维持电极6的电介质层7.在这种情况下,使基板4的中心部分C的电介质层7的介电常数大于电介质层7的介电常数 在基板4的两个端部B处。版权所有(C)2007,JPO&INPIT
    • 5. 发明专利
    • HORIZONTAL DEFLECTION DEVICE
    • JPH08140022A
    • 1996-05-31
    • JP27904794
    • 1994-11-14
    • MATSUSHITA ELECTRIC IND CO LTD
    • WAKABAYASHI SHUNICHI
    • H04N5/68H04N3/16
    • PURPOSE: To theoretically turn transient time until delay time and signals are changed to zero and to obtain a horizontal deflection device for which the change speed of a deflection potential is fast by generating the deflection potentials corresponding to the respective pixels of RGB, switching them corresponding to deflection and driving a flat CRT by the switched deflection potential of large amplitude. CONSTITUTION: The respective horizontal potentials of plural potential circuits 7 are equivalent to the potentials of the respective stages of staircase waves Vn, that are the deflection potentials of the respective stages of the staircase waves generated by DAC in a conventional horizontal deflection device. The respective deflection potentials are inputted to a multiplexer 8, time-division controlled by a control circuit 1, successively switched from the potential 1 to the potential (n) and added to an output circuit 5 as the signals of the large amplitude. The signals of the large amplitude pass through the output circuit 5 and are impressed to the horizontal deflection electrode 6 of the flat CRT. Thus, the signals capable of driving the flat CRT are directly generated and they are passed through the output circuit 5 and impressed to the horizontal deflection electrode 6 of the flat CRT.
    • 6. 发明专利
    • SYNCHRONIZING SEPARATOR CIRCUIT FOR HIGH VISION
    • JPH07184081A
    • 1995-07-21
    • JP32298193
    • 1993-12-22
    • MATSUSHITA ELECTRIC IND CO LTD
    • WAKABAYASHI SHUNICHI
    • H04N5/08H04N7/015
    • PURPOSE:To provide the synchronizing separator circuit for High Vision in which a phase shift of a synchronizing signal is prevented and a picture of higher quality is obtained. CONSTITUTION:One of video signals received from a signal input terminal 1 is separated through waveform shaping from a low level waveform of a ternary synchronizing signal at a preliminary synchronizing separator circuit 4 and outputted as a preliminary synchronizing separator output signal. A mask pulse is generated from the preliminary synchronizing separator output signal. The remaining video signal is subjected to pedestal clamping by a pedestal clamp circuit 7 and a signal obtained by masking a high level waveform of the ternary synchronizing signal with the mask pulse is sliced at a comparator 9 by using a pedestal level and a synchronizing separator output signal is outputted from a synchronizing separator output terminal 10. The timing of the rising of the synchronizing separator output signal and the timing of the rising of the ternary synchronizing signal are matched with each other.
    • 7. 发明专利
    • VIDEO DESCRAMBLING DEVICE
    • JPH05328350A
    • 1993-12-10
    • JP12592492
    • 1992-05-19
    • MATSUSHITA ELECTRIC IND CO LTD
    • WAKABAYASHI SHUNICHI
    • H04K1/00H04N7/167H04N7/171H04N21/4405
    • PURPOSE:To obtain an image of high quality even when the DC level of a video signal is changed by providing this video descrambling device with a DC shifting circuit and executing descrambling signal processing in a DC direct connection state. CONSTITUTION:A scramble signal with compressed synchronizing part is DC- shifted by the DC shifting circuit 2 and simultaneously inputted to amplifiers 3 to 5 having respectively different synchronizing part compression ratios. A scrambling mode controller 10 detects which mode is applied to the synchronizing part compression ratio of the inputted scrambling signal and controls a mode switching circuit 6 to extract the output of the amplifier corresponding to the synchronizing part compression ratio. The output of the circuit 6 is outputted as a descrambled image signal output 7 and inputted to a TV image receiver. Even when the DC level of a video signal on the transmitting side is changed due to a change in the degree of modulation or the like, an apparent change in a pedestal level is removed and the quality of an image is improved.