会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Display device, pdp display device, and its driving circuit
    • 显示装置,PDP显示装置及其驱动电路
    • JP2009265682A
    • 2009-11-12
    • JP2009153194
    • 2009-06-29
    • Hitachi Ltd株式会社日立製作所
    • OSAWA MICHITAKAOHIRA HIROSHIMORI MUTSUHIROOTAKA SHIGEOISHIZAKA KATSUO
    • G09G3/20G09G3/288G09G3/291G09G3/296
    • PROBLEM TO BE SOLVED: To provide a driving method that reduces voltage drop at the time of conduction and exhibits an excellent current interruption capability.
      SOLUTION: Current characteristics of an AC-type driving, in which a charge current is stopped independently of an applied voltage even though a voltage is applied, and a speed-up means for IGBT are used. Specifically, the IGBT is used as an output element for a driving circuit of a panel, wherein the IGBT is provided with the speed-up means. For example, although a PDP sustain circuit requires a high element breakdown voltage, because the IGBT can reduce the voltage drop at the time of conduction with little dependence of the element breakdown voltage, the defect of the IGBT can be compensated by combining the sustain circuit with the AC-type PDP.
      COPYRIGHT: (C)2010,JPO&INPIT
    • 要解决的问题:提供一种降低导通时的电压降的驱动方法,具有优异的电流中断能力。 解决方案:使用即使施加电压而与施加的电压无关的充电电流也停止的AC型驱动的电流特性,以及IGBT的加速装置。 具体地,IGBT用作面板的驱动电路的输出元件,其中IGBT设置有加速装置。 例如,尽管PDP维持电路需要高的元件击穿电压,但是由于IGBT可以在导通时减小元件击穿电压几乎不依赖的电压降,因此可以通过组合维持电路来补偿IGBT的缺陷 与AC型PDP。 版权所有(C)2010,JPO&INPIT
    • 4. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH043980A
    • 1992-01-08
    • JP10490790
    • 1990-04-20
    • HITACHI LTD
    • ISHIZAKA KATSUOIIJIMA TETSUOOTAKA SHIGEO
    • H01L29/417H01L29/423H01L29/78H01L29/784
    • PURPOSE:To improve frequency characteristic of a transistor and to further improve integration by connecting the gate electrode of an insulated gate type field effect transistor to a first outer terminal via a first metal wiring having small specific resistance value and connecting a source region to a second outer terminal via a second metal wiring formed on a conductive layer having smaller specific resistance value than that of the gate electrode and different from the first wiring. CONSTITUTION:A metal wiring 8G is formed on an upper conductive layer than a gate electrode 6 of an insulated gate field type field effect transistors Q, a metal wiring 10S is formed on an upper conductive layer than the wiring 8G, and the wiring 8G is formed of thinner film thickness than that of the wiring 10S. With the structure, the processing accuracy of the wiring 8G is enhanced and since the processing accuracy of the electrode 6 of the transistor Q is enhanced correspondingly, the occupying area of the transistor Q is reduced, and the integration of a semiconductor device of a single structure can be improved.
    • 6. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH0629538A
    • 1994-02-04
    • JP18064292
    • 1992-07-08
    • HITACHI LTD
    • IIJIMA TETSUOISHIZAKA KATSUO
    • H01L29/78H01L29/06H01L29/784
    • PURPOSE:To suppress increase in the peripheral region of a semiconductor substrate (semiconductor chip) by contriving to arrange gate wiring layout. CONSTITUTION:A vertical MISFET with a semiconductor substrate as a drain region is laid out on the main surface of a center region 20 of the semiconductor substrate (a semiconductor chip 1), a second conductive type semiconductor region is laid out along the peripheral region on the main surface of a peripheral region 21 surrounding the perimeter of the center region 20 of the semiconductor substrate, and a first contact part 9b where a gate wiring 10B is connected to a gate electrode 6 of the vertical MISFET and a second contact part 9c where a wiring 10c with the same potential as a source wiring 10A which is connected to the source region of the MISFET is connected to the second conductive type semiconductor region are laid out on the peripheral region 21 of the semiconductor substrate. In this semiconductor device, the first contact part 9b and the second contact part 9c are laid out alternately in the direction of extension of the gate wiring 10B.
    • 7. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH04111324A
    • 1992-04-13
    • JP22931090
    • 1990-08-30
    • HITACHI LTD
    • ISHIZAKA KATSUOOTAKA SHIGEOIIJIMA TETSUO
    • H01L29/78H01L21/336
    • PURPOSE:To prevent peeling of upper layer interconnection become of accumulation of gas in a boundary region between organic interlayer insulating film and the interconnection by externally discharging gas such as moisture, air, etc., absorbed by the insulating film produced in a heat treating process to be conducted after the-interconnection is deposited through a plurality of through holes formed in the interconnection. CONSTITUTION:In a single structure semiconductor device 20, gate electrode 6 and source region of an insulated gate type field effect transistor Q are respectively connected to external terminals 10GP, 10SP through a lower layer metal interconnection 8G electrically isolated by organic interlayer insulating film 9 and an upper layer metal interconnection 10S covering substantially the entire active region, thereby forming a plurality of through holes 10H in the interconnection 10S. Thus, in a heat treating process executed after the interconnection 10S is deposited, gas absorbed by the film 9 is externally discharged through the holes 10H of the interconnection 10S, and hence peeling of the interconnection 10S is prevented, and the external appearance defect of the device 20 of a unit structure can be reduced.
    • 9. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH07321307A
    • 1995-12-08
    • JP10684494
    • 1994-05-20
    • HITACHI LTD
    • IIJIMA TETSUOISHIZAKA KATSUOOTAKA SHIGEO
    • H01L27/06H01L29/78
    • PURPOSE:To prevent the operating characteristics of a transistor from being lost and to set diode reverse breakdown voltage freely when forming a diode for protecting elements from the surge from a drain between the gate and the drain in MOS transistor structure. CONSTITUTION:A diode 5 for mutually connecting a gate and a drain is formed between the gate and the drain of a power MOS transistor 1. The diode 5 is formed by introducing p-type and n-type impurities into a polysilicon layer 14 formed via an oxide layer 13b on a semiconductor substrate 11. Since impurity diffusion layers 14a-14c constituting the diode 5 and diffusion layers 11b and 11d at a substrate side for constituting the transistor 1 are insulated by the insulation film 13b, thus preventing a parasitic thyristor from being generated between these. Also, since an impurity is introduced in a different manufacturing process from the transistor 1, the degree of design freedom increases and the inverse breakdown voltage of the diode can be set freely.