会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明专利
    • SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
    • JPS57186350A
    • 1982-11-16
    • JP7069881
    • 1981-05-13
    • HITACHI LTDHITACHI ENG CO LTD
    • IKEDA MICHIHIRONISHIO YOUJIHAMADA NAKAHARU
    • H01L21/822H01L21/82H01L21/8238H01L27/04H01L27/092H01L27/118
    • PURPOSE:To obtain an IC device proper to a master sliced LSI by bringing a section between arbitrary adjacent cell rows near more than sections between other cell rows and forming a plurality of wiring onto the section between the cell rows in the direction that the longitudinal direction crosses at right angles with the cell rows through an insulating layer. CONSTITUTION:Series two-throw P type and N type channel FETs 421, 422 are oppositely arranged to one main surface of a LSI chip 41, and the sections 44 among the odd number cell rows are made narrower than the even number cell rows. The FETs 421 have a pair of gate electrodes 4212 on the insulating film 51 on sections among P layers 4211 and the FETs 422 a pair of gate electrodes 4222 on the insulating film 51 on sections among N layers 4221, and the wiring 46, the longitudinal direction thereof crosses at right angles with the cell rows, is also formed onto the sections 44 among the cell rows by poly Si through the insulating film 51. The surface is coated with an insulating film 52, holes 47 are bored, power supply wires 48 and grounding wires 49 are mounted, the Al wiring 56, the longitudinal direction thereof crosses at right angles with the cell rows, is formed through an insulating film 53, and the surface is coated with an insulating film 54. The rate of wiring is improved and this constitution is advantageous for automatic connection because wires can be connected in the direction of the cell rows by wiring 55 and in the direction rectangular to the rows by the wiring 46 and the wiring 56 can be used for connection among logic blocks.
    • 10. 发明专利
    • BLINK PERIODDCHANGEABLE CRT DISPLAY DEVICE
    • JPS5463624A
    • 1979-05-22
    • JP11788278
    • 1978-09-27
    • HITACHI LTD
    • IWAMURA MASAHIROHAMADA NAKAHARU
    • G09G5/10G06F3/14G09G5/02
    • PURPOSE:To improve a man-machine efficiency by making a refresh memory small- size without increasing the number of blink instructing bits and making it possible to display dependently upon plural blink periods. CONSTITUTION:In a CRT display device where color instructing bits and blink instructing bits are included in display data and the display is performed while switching display colors and the presence of blink every one character, vertical synchronizing signal 17 is inputted to prescribed-bit counter 90 as a clock input, and timing signals T1 to T7 of outputs Q1, Q2...Q7 which are prescribed multiples of synchronizing signal 17 are outputted from counter 90. Mean while, color instructing outputs 51 to 53 from latch register 50 are supplied to control inputs S0 to S2 of multiplexer 100, and the output which selected one of control inputs S0 to S2 is outputted to output Z and is supplied to NAND gate 64 together with blink instructing signal 54. Then, AND gates 61 to 63 are controlled at a selected timing period to combine them with display colors, and the blink period is changed on a basis of the difference of display colors.