专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2004297151A Antenna coupling module 有权
公开(公告)号：JP2004297151A
公开(公告)日：2004-10-21
申请号：JP2003083141
申请日：2003-03-25
申请人： Fujitsu Ltd , 富士通株式会社
发明人： YAMANAKA KAZUNORI , NAKAZAWA ISAO , SHIGAKI MASAFUMI
IPC分类号： H01L39/00 , H01L39/22 , H01Q1/36 , H01Q9/04 , H01Q13/08
CPC分类号： H01Q9/0457 , H01Q1/364
摘要： PROBLEM TO BE SOLVED: To provide an antenna coupling module for carrying out electromagnetic field coupling between a planar antenna and a planar oxide superconducting high frequency circuit wherein the antenna effective area is not reduced and the signal loss is reduced to the utmost in coupling. SOLUTION: The antenna coupling module is provided, which is characterized in that a board for configuring the planar superconducting high frequency circuit is perpendicularly placed to an element plane of the planar antenna so as to cause the electromagnetic coupling between the planar antenna and the superconducting high frequency circuit. COPYRIGHT: (C)2005,JPO&NCIPI

2. 发明专利

JP2004254239A Line quality characteristic evaluating system 审中-公开
公开(公告)号：JP2004254239A
公开(公告)日：2004-09-09
申请号：JP2003044980
申请日：2003-02-21
申请人： Fujitsu Ltd , Kddi Corp , Kddi株式会社 , National Institute Of Information & Communication Technology , Poweredcom Inc , 富士通株式会社 , 株式会社パワードコム , 独立行政法人情報通信研究機構
发明人： NAKAZAWA ISAO , KOBAYASHI YOSHIAKI , SHIMADA RYOICHI , YOKAI TOSHIKAZU , HAMAI TATSUAKI , MURAKAMI KAORU , OGAWA HIROTSUGU
IPC分类号： H04B7/26 , H04B17/00
CPC分类号： H04B17/345
摘要： PROBLEM TO BE SOLVED: To provide a line quality characteristic evaluating system for estimating line quality characteristics under an interference environment including non-linear interference for a radio communication system including at least one interference-imparting radio line. SOLUTION: The line quality characteristic evaluating system is provided with a line quality estimating means (7) for estimating the line quality of a radio communication line under a non-linear interference radio line, in an area where radio communication lines and interference-imparting radio lines corresponding to these are mixed, on the basis of non-linear distortion which is to be influenced by all the radio lines and is expressed by an intercept point input level (IIP), a reception equivalent bandwidth limit expressed by an attenuation amount of the intercept input level (IIP), reception side thermal noise of the radio communication lines, and a leakage current leaking into a reception equivalent bandwidth from another radio line giving interference. COPYRIGHT: (C)2004,JPO&NCIPI

3. 发明专利

JP2004096471A Dielectric waveguide and manufacturing method therefor 有权
标题翻译：电介质波导及其制造方法
公开(公告)号：JP2004096471A
公开(公告)日：2004-03-25
申请号：JP2002255644
申请日：2002-08-30
申请人： Fujitsu Ltd , 富士通株式会社
发明人： YAMANAKA KAZUNORI , AKASEGAWA AKIHIKO , SHIGAKI MASAFUMI , NAKAZAWA ISAO
IPC分类号： H01P1/02 , H01P3/12
CPC分类号： H01P1/022 , H01P3/12
摘要： PROBLEM TO BE SOLVED: To provide a dielectric waveguide, using a copper oxide high-temperature superconductor, which is small-sized and for obtaining low loss (high no-load Q) and a manufacturing method therefor. SOLUTION: This dielectric waveguide has a 1st single-crystal magnesium oxide block 101 which has a surface which is a (001), (100), or (010) plane and a 1st copper oxide superconductor film 104 which is formed on the surface while having its (c)-axial crystal aligned at right angle to the surface. COPYRIGHT: (C)2004,JPO
摘要翻译：要解决的问题：提供一种使用小型化并获得低损耗（高空载Q）的氧化铜高温超导体的电介质波导及其制造方法。解决方案：该电介质波导具有第一单晶氧化镁块101，其具有表面为（001），（100）或（010）面的第一氧化铜超导体膜104，其形成于其表面同时具有其（c）轴晶体与表面成直角对准。版权所有（C）2004，JPO

4. 发明专利

JP2004254243A Interference measurement evaluating system 审中-公开
公开(公告)号：JP2004254243A
公开(公告)日：2004-09-09
申请号：JP2003044999
申请日：2003-02-21
申请人： Fujitsu Ltd , Kddi Corp , Kddi株式会社 , National Institute Of Information & Communication Technology , Poweredcom Inc , 富士通株式会社 , 株式会社パワードコム , 独立行政法人情報通信研究機構
发明人： NAKAZAWA ISAO , KOBAYASHI YOSHIAKI , SHIMADA RYOICHI , YOKAI TOSHIKAZU , HAMAI TATSUAKI , MURAKAMI KAORU , OGAWA HIROTSUGU
IPC分类号： H04L1/00 , H04B17/00
CPC分类号： H04B17/20
摘要： PROBLEM TO BE SOLVED: To provide an interference measurement evaluating system for accurately estimating the interference characteristics of a receiver side including non-linear interference to a radio communication system. SOLUTION: The interference measurement evaluating system has a transmission signal for performing radio communication and an interference signal between a transmitting means (101) and a receiving means (102), and is provided with a non-linear interference means (103) for giving an interference signal having a level that cannot be ignored compared to the level of a modulation carrier wave to be sent from the transmitting means. The system is provided with an interference characteristic estimating means (20) for estimating interference characteristics including the non-linear interference characteristics owned by the receiving means, according to the receiving level at which a non-linear interference theory curve given in relation to the reception signal level and line quality satisfies predetermined line quality. COPYRIGHT: (C)2004,JPO&NCIPI

5. 发明专利

JP2004072357A Device and method for monitoring high frequency circuit 有权
公开(公告)号：JP2004072357A
公开(公告)日：2004-03-04
申请号：JP2002228121
申请日：2002-08-06
申请人： Fujitsu Ltd , 富士通株式会社
发明人： YAMANAKA KAZUNORI , NAKAZAWA ISAO , SHIGAKI MASAFUMI , KAI MANABU
IPC分类号： H01P5/08 , H01P5/18
CPC分类号： H01P5/183
摘要： PROBLEM TO BE SOLVED: To reduce loss due to the formation of a circuit for monitoring a high frequency circuit as much as possible and to realize a compact monitoring device.
SOLUTION: A monitoring high frequency signal is spatially propagated from an input side combination circuit 1 to a high frequency circuit 3 to be monitored as a mixed signal mixed with an inputted electric signal. Prescribed processing is applied to the inputted mixed signal by the high frequency circuit 3 which is a monitoring target to a frequency response to the electric signal and the processed mixed signal is outputted. An output side combination circuit 4 receives a spatially propagated monitoring high frequency signal from the mixed signal inputted from the high frequency circuit 3.
COPYRIGHT: (C)2004,JPO

6. 发明专利

JPS6398233A EQUALIZING CIRCUIT 失效
公开(公告)号：JPS6398233A
公开(公告)日：1988-04-28
申请号：JP24359386
申请日：1986-10-14
申请人： FUJITSU LTD
发明人： NAKAZAWA ISAO , KURIHARA HIROSHI
IPC分类号： H03H7/01 , H03H11/04 , H04B3/06 , H04J3/06
摘要： PURPOSE:To constitute an equalization circuit without using the equalization circuit having complicated reverse characteristic of a transmission line, by producing a wave with double the carrier to be modulated, generating the same quantity of distortion as that of the transmission line, and negating the quantity of distortion. CONSTITUTION:A modulation signal is inputted to a modulation circuit 100, and it is transmitted on the transmission line 101 having a prescribed transmission characteristic, and a double wave is generated at a double wave generation circuit 1, and the same quantity of distortion as that of distortion received by the transmission characteristic is generated. And an output frequency is reduced at a frequency conversion circuit 7, and its output signal and the output signal of the double wave generation circuit 1 are mixed at a mixer 3, and a modulation factor is restored, then, the distortion is negated. In such way, it is possible to satisfactorily compensate the distortion generated on a transmission line characteristic.

7. 发明专利

JPS61285836A LINE SUPERVISORY SYSTEM 失效
公开(公告)号：JPS61285836A
公开(公告)日：1986-12-16
申请号：JP12787585
申请日：1985-06-12
申请人： FUJITSU LTD
发明人： NAKAZAWA ISAO
IPC分类号： H04L1/00 , H04J1/16
摘要： PURPOSE:To use a filter with a comparatively low Q as a filter extracting a subcarrier by using a code signal as a signal superimposed on the subcarrier used for line supervision so as to decrease sufficiently the frequency of noise generation being causes of an error to the code signal. CONSTITUTION:A code signal generated as a digital signal with a predetermined pattern in advance at both transmission and reception ends by a code signal generator 6 at the transmission side 1 modulates the carrier of the frequency of upper band of a main signal by a digital modulator 5, an output from the digital modulator 5 is subjected to frequency multiple with the main signal by a hybrid circuit 4 and the result is sent from a transmission section 3. In this case, a filter with a comparatively low Q is used and even if a noise is mixed in the output of the filter, the error in the code signal is comparatively less. Since the line supervision is easy and the line is supervised by a one-bit the error of 10 is discriminated in a short time such as 100musec, when the clock frequency of the digital signal is selected as 1MHz.

8. 发明专利

JPS60121805A SINGLE ENDED PUSH-PULL AMPLIFIER CIRCUIT 失效
公开(公告)号：JPS60121805A
公开(公告)日：1985-06-29
申请号：JP22905483
申请日：1983-12-06
申请人： FUJITSU LTD
发明人： NAKAZAWA ISAO , KIYONO HIDEKI
IPC分类号： H03F3/30 , H03F3/20 , H03F3/213
摘要： PURPOSE:To prevent frequency characteristics to a low frequency input signal from deteriorating as to a single ended push-pull amplifier circuit by using a resistor only for both the formation of an in-phase current corresponding to an input signal and the setting of a DC bias voltage. CONSTITUTION:The single ended push-pull SEPP amplifier circuit has a resistance R1 connected between the collector of a transistor TRQ1 and a +V power source and a resistance R5 between the collector and base of the TRQ1 to constitute a parallel feedback amplifier circuit A1, and a resistance R2 is connected between the emitter of a TRQ2 and a -V power source to constitute a common emitter type amplifying circuit A2. An input terminal I2 is connected to the base of the TRQ2, and an output terminal O2 is connected to the collector of the TRQ1; and a resistance R6 is connected between outputs of circuits A1 and A2, and a resistance R7 is connected between the base of the TRQ1 and the collector of the TRQ2. The resistances R1, and R6-R7 are selected to put the emitter current i1 of the TRQ1 and the collector current i2 of the TRQ2 in phase and equalize their levels, and also to satisfy the bias condition of the SEPP amplifier circuit, thereby obtaining the amplifier circuit with excellent frequency characteristics.

9. 发明专利

JPS60117978A PICTURE SIGNAL TRANSMISSION SYSTEM 失效
公开(公告)号：JPS60117978A
公开(公告)日：1985-06-25
申请号：JP22569383
申请日：1983-11-30
申请人： FUJITSU LTD
发明人： NAKAZAWA ISAO
IPC分类号： H04K1/00 , H04N7/167 , H04N7/169
摘要： PURPOSE:To avoid easy detection of picture signals and to keep satisfactorily the privacy with a system where the variation amount of a certain time difference from the picture signal is transmitted, by giving the digital control to said time difference. CONSTITUTION:Both horizontal and vertical synchronizing signals are detected at a horizontal/vertical synchronizing signal detecting part 1 for some of picture signals applied to an input terminal 5. A delay time control circuit 2 detects the order of the picture signal according to the input horizontal synchronizing signal. While the delay amount of a variable delay circuit 3 is previously decided in response to each horizontal synchronizing signal. The circuit 3 is controlled to obtain the prescribed delay time. The rest part of the picture signals supplied to the terminal 5 receives a delay from the circuit 3 and is supplied to another terminal of a differential amplification part 4 and scrambled to be delivered through a terminal 6 after the difference calculated to the picture signal supplied directly. At the reception side some of the reception signals supplied to a terminal 13 undergoes detection for both horizontal and vertical synchronizing signals through a horizontal/vertical synchronizing signal detecting part 7. Thus a variable delay circuit 10 performs the control exactly equal to that of the transmission side with use of both detected horizontal and vertical synchronizing signals.

10. 发明专利

JPS6025325A FREQUENCY DIVISION CIRCUIT 失效
公开(公告)号：JPS6025325A
公开(公告)日：1985-02-08
申请号：JP13374283
申请日：1983-07-22
申请人： FUJITSU LTD
发明人： NAKAZAWA ISAO
IPC分类号： H03K23/64 , H03K27/00
摘要： PURPOSE:To prevent generation of noise and effect due to ambient temperature by charging a capacitor with an output from a phase comparator circuit and discharging the capacitor with a signal from an N counter circuit to control a delay time thereby constituting the circuit of only a circuit suitable for circuit integration. CONSTITUTION:M-set of input pulse signals are counted by an M counter circuit C-3. On the other hand, the input pulse signal passing through a variable delay circuit VD is counted by N-pulses at an N counter circuit C-4. A voltage corresponding to the phase difference is outputted by a phase comparator circuit PD from an output of both the counter circuits. An integration circuit I charges a cpacitor with an output from the circuit PD and the electric charge stored in the capacitor is discharged by a signal of the N-count end of the circuit C-4. The output from the circuit I controls the delay time of the variable delay circuit VD.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式