会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明专利
    • WRIST WATCH TYPE APPARATUS
    • JPH06102374A
    • 1994-04-15
    • JP24845792
    • 1992-09-18
    • FUJITSU LTD
    • UEHARA EIKOAZUMAGUCHI YUTAKAOGATA KINUKOHOSOGAI MASAO
    • G04G17/06H01M2/10H05K1/00H05K1/14H05K3/32G04G1/00
    • PURPOSE:To miniaturize an apparatus main body and couple it with an arm for use by connecting the wrist watch type main body section having a display section and small modules having desired functions via a flexible power distribution panel concurrently serving as an arm band. CONSTITUTION:A switching switch and an adjusting/correcting button 2 are fitted at the edge of a wrist watch type main body 1 stored with a display section such as an LCD, an LCD driving circuit, and an external interface on a main body package 40, and the main body 1 and a flexible power distribution panel 5 are connected. The power distribution panel 5 is stuck with a fine-width copper foil on the surface of a belt-like base film 51 to form a conductor pattern 52, it is covered with a cover film 53, and high-tension fibers are sealed to provide the function as a band. An IC 20 having the functions of an electronic note and a transcriber or a battery is stored in the package 11 to form multiple small modules 10, they are connected to the power distribution panel 5 via a via hole 13 penetrating a bottom section, and the end section of the power distribution plate 5 is fixed to the main body package 40.
    • 6. 发明专利
    • CIRCUIT BOARD
    • JPH03234084A
    • 1991-10-18
    • JP3104090
    • 1990-02-09
    • FUJITSU LTD
    • GOTO SHIGERUOGATA KINUKO
    • H05K3/40H05K3/10
    • PURPOSE:To improve the wiring efficiency of a wiring pattern by forming wiring patterns including component lands for mounting surface mounting components on the front and rear surface of a conductive polymer board by doping or laser light ray emitting, and conductive spots for conductively connecting the patterns on the front and rear surfaces through the board in the lands. CONSTITUTION:A circuit board 1 is formed with wiring patterns 1a-1, 1a-4 including component lands 1a-2 for mounting surface mounting components 2 indicated by two-dotted chain lines on the front and rear surfaces of a conductive polymer board 1a made of polypyrrole, polyaniline, etc., and wiring patterns 1a-1 of the front and rear surfaces through the board 1 in the lands 1a-2, i.e., conductive spots 1a-3 for conductively connecting the lands 1a-2, and surface mounting components 2 such as chip resistors are solder-connected. Thus, since the wiring efficiency of the board is improved, the mounting efficiency of the components is improved, and a high density mounting can be promoted.
    • 7. 发明专利
    • INSPECTION METHOD FOR WIRING BOARD
    • JPH0682507A
    • 1994-03-22
    • JP23504792
    • 1992-09-03
    • FUJITSU LTD
    • UEHARA EIKONOKIMURA HITOSHIOGATA KINUKOAZUMAGUCHI YUTAKA
    • G01R31/02
    • PURPOSE:To allow accurate inspection of conduction and impurities by irradiating one point of a wiring pattern with an electron beam while another point with a positive ion beam and then detecting emitted electrons. CONSTITUTION:In the inspection of a wiring pattern 5 on a wiring board 4, one point of the wiring pattern is irradiated with an electron beam generated from a generating means 1 while a different point is irradiated with a positive ion beam generated from a generating means 2 and then the quantity or energy of electrons emitted therefrom is measured through a detecting means 3. When the wiring is conducting, potential drop due to the electron beam is offset by potential rise due to the positive ion beam to keep the potential on the wiring pattern 5 constant thus increasing the secondary electron emission quantity as compared with nonconducting state. Consequently, discrimination can be made between conduction and nonconduction. Furthermore, Auger electrons are also emitted. Since the energy thereof is determined depending on the combination of target substance and the type of particles used in the irradiation, the impurities are detected and the substance is specified based on the measurement of energy.
    • 8. 发明专利
    • SEMICONDUCTOR-CHIP MOUNTING STRUCTURE
    • JPH0352244A
    • 1991-03-06
    • JP18813789
    • 1989-07-20
    • FUJITSU LTD
    • OGATA KINUKOKURODA YASUHIDEKUMAI TOSHIO
    • H01L21/60
    • PURPOSE:To reduce the occupying area for mounting and to make it possible to mount electronic parts in high density by connecting the outer tip parts of the leads of a tape carrier to the corresponding conductor patterns of a circuit board through the high conductivity lead patterns of a conductive macromolecular film frame. CONSTITUTION:The shape of a conductive macromolecular film frame 20 is approximately equal to the square frame formed of outer tip parts 11b of leads 11 of a tape carrier 10. Respective high conductivity lead patterns 21 are overlapped on the ends of conductor patterns 2. The outer tip parts 11a of the leads 11 are overlapped on the high conductivity lead patterns 21. Such a state is maintained. Therefore, conductive macromolecular film frame 20 is sufficiently smaller than a conventional resin film frame which is provided at the outside of the outer tip parts 11b of the leads 11 in an outer frame shape. Thus, the occupying area for mounting on the semiconductor chip 3 becomes small, and the high mounting density of electronic parts can be achieved.
    • 9. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH0555398A
    • 1993-03-05
    • JP20967791
    • 1991-08-22
    • FUJITSU LTD
    • ABE MITSUNORIAZUMAGUCHI YUTAKAOGATA KINUKO
    • H01L23/12H01L23/36H01L23/40
    • PURPOSE:To enable a semiconductor chip to be enhanced in heat dissipating properties by a method wherein a circuit board is formed in a composite structure composed of a ceramic board and a multilayer resin board. CONSTITUTION:A board 1 where a semiconductor chip 5 is mounted with its face upward is composed of a ceramic board 2 and a multilayer resin board 3 which is formed by alternately providing low dielectric constant resin layers 31 and conductor patterns 32 onto the surface of the ceramic board 2. A heat conductive pad 8 provided with windows 8B where outer lead bonding pads 7 are arranged in line is provided to the surface of the multilayer resin board 3, a heat conductive plate 40 is attached thereon, furthermore a semiconductor chip 5 is die-bonded to a central square section 40A of the heat conductive plate 40, and a frame-shaped heat dissipating body 50 is mounted surrounding the semiconductor chip 5. Therefore, the heat released from the semiconductor chip 5 is transmitted to the heat dissipating body 50 large in heat dissipating area through the intermediary of heat conduction plate 40 and discharged into the air from the heat dissipating body 50, so that the semiconductor chip 5 is improved in heat dissipating properties.