专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS57201940A ASSIGNMENT SYSTEM FOR MEMORY DIGIT 失效
公开(公告)号：JPS57201940A
公开(公告)日：1982-12-10
申请号：JP8600981
申请日：1981-06-04
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： INOUE AKIRA , SHINTANI HIROSHI , TOKIZAWA IKUO , ISHIHARA HEITAROU , YAZAWA KATSUHIKO , FURUKAWA KAZUO
IPC分类号： G06F9/34 , G06F9/312 , G06F9/315
摘要： PURPOSE:To improve the efficiency of program genration and that of the processing of a processor by enabling a processor to directly process arithmetic which requires digit assignment for data in a memory device by machine word instructions of the processor. CONSTITUTION:When data 23 having

2. 发明专利

JPS6075938A DISPATCHING SYSTEM DURING TIMER INTERRUPTION 失效
公开(公告)号：JPS6075938A
公开(公告)日：1985-04-30
申请号：JP18304783
申请日：1983-10-03
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE , NIPPON ELECTRIC CO
发明人： ISHIHARA HEITAROU , SUZUKI TOSHIAKI , KOIZUMI TADASHI
IPC分类号： G06F9/48
摘要： PURPOSE:To simplify the programming operation by using a timer corresponding to the cycle of a task group and a memory which stores the address of said timer and using an instruction which divides the timer interruption and starts a dispatching circuit of said task group. CONSTITUTION:A time table 16, a task act table 17, a task vector table 18 and a time table length register 14 showing the size l of the table 18 are connected to a dispatching circuit 13 to which an interval timer 11 having interruption with unit time (e) is connected via a machine word instruction 12. Furthermore a dividing register 15 which holds the entry relative value (n) of each table group is connected to the circuit 13 together with tasks A11-. The table 16 is formed with the cycle setting value alpha which is equal to a multiple of the time (e) and the timer value beta which is updated every time (e). While the table 18 is formed with a pointer to a task address table 19 which holds the head address 1B of a task group 1A. Thus the number of instruction positions is decreased.

3. 发明专利

JPS57105875A CHECK SYSTEM FOR STACK POINTER LIMIT VALUE 失效
公开(公告)号：JPS57105875A
公开(公告)日：1982-07-01
申请号：JP18259880
申请日：1980-12-23
申请人： OKI ELECTRIC IND CO LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： ISHIHARA HEITAROU , SUZUKI TOSHIAKI
IPC分类号： G11C7/00 , G06F9/34 , G11C8/04
摘要： PURPOSE:To increase the reliability of a program, by making limit check of a stack pointer, through the comparison between a limit value of the stack pointer toward stack extending direction with the value of stack pointer. CONSTITUTION:A limit value of a stack pointer 2 toward extending stack is stored on a stack buffer, and the value and a value of the stack pointer 2 are compared, allowing to make limit value check of the stack pointer 2 at a circuit 5. Thus, since a register to check the limit value of the stack pointer 2 is unnecessary, the device constitution is simplified and the check is made simply.

4. 发明专利

JPS59113599A Memory protection system 失效
标题翻译：内存保护系统
公开(公告)号：JPS59113599A
公开(公告)日：1984-06-30
申请号：JP22330882
申请日：1982-12-20
申请人： Hitachi Ltd , Nec Corp , Nippon Telegr & Teleph Corp , Oki Electric Ind Co Ltd
发明人： KOIZUMI TADASHI , SHINTANI HIROSHI , ISHIHARA HEITAROU , FURUKAWA KAZUO
IPC分类号： G06F12/14 , G06F13/00
摘要： PURPOSE: To protect completely program group having hierarchy and to perform read protection and write protection independently of each other by providing a register for read and a register for write, which indicate the protection right state at the current time in a processor.
CONSTITUTION: A read protection right register and a write protection right register are incorporated in a processor 1. Two words of a hierarchy protection register 3 correspond to 4k words. These hierarchy protection register 3 and read and write protection right registers are accessed similarly to ordinary registers or a memory 2. In case of the memory access, contents of the hierarchy protection regisiter 3, which correspond to an address memory block, and right registers in the processor 1 are collated with each other, and an instruction is executed if the access is valid. The hierarchy structure is exemplified by the system consisting of 15 subsystems at most, and each subsystem consists of 15 subsubsystems at most.
COPYRIGHT: (C)1984,JPO&Japio
摘要翻译：目的：为了保护完整的具有层次结构的程序组，并通过提供读取寄存器和写入寄存器来独立执行读保护和写保护，这指示当前处理器中的保护状态。构成：读保护权限寄存器和写保护权限寄存器被并入处理器1中。层级保护寄存器3的两个字对应于4k个字。这些层级保护寄存器3和读写保护权限寄存器的访问类似于普通寄存器或存储器2.在存储器访问的情况下，层级保护寄存器3的与地址存储器块相对应的内容和右寄存器处理器1彼此对照，并且如果访问有效则执行指令。层次结构由最多15个子系统组成的系统举例说明，每个子系统最多由15个子系统组成。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式