会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • CALL PILING SYSTEM FOR OPTICAL DATA TRANSMISSION
    • JPS55109043A
    • 1980-08-21
    • JP1533779
    • 1979-02-13
    • FUJITSU LTD
    • ATSUYA KINICHIHIGETA TSUKUMOKAKEHI HAJIMEYAMADA YUUSAKUWATANABE YOSHIHIDE
    • H04B10/00H04B10/556H04M11/06
    • PURPOSE:To obtain the digital signals by supplying both the data signal waveform and the call signal waveform to the modulator in the alternate switching and then giving the sampling with the frequency which is higher enough than the data signal frequency, thus amplifying the system constitution. CONSTITUTION:The data signal sent from data transmitter 1 is D/A-converted through modulator 21. And the call signal from telephone transmitter 11 is supplied directly to switch unit 22 since it is the analog signal. The both signals are switched in the time-division way through unit 22, and both the data signal and the call signal are sampled together at DELTAM modulator 23 and with the frequency which is higher enough than the frequency of the data signal. And one pulse of the data signal is converted into the digital signal of plural bits and then into the optical signal through photoelectric converter 2 to be converted again into the electric signal through photoelectric converter E2'. After this, the electric signal is converted into the analog signal through DELTAM demodulator 23' to be divided into the data signal and the call signal each through switch unit 22' to be sent to data receiver 1' and telephone receiver 11' directly each.
    • 3. 发明专利
    • DATA TRANSMITTING SYSTEM
    • JPS56117446A
    • 1981-09-14
    • JP2143480
    • 1980-02-22
    • FUJITSU LTD
    • YAMADA YUUSAKUNONAKA KENJITAKEDA KIYOSHISHIRAI HIROAKI
    • H04B1/04H04B10/00H04B10/07H04B10/556H04L29/00
    • PURPOSE:To reduce the power consumption and thus eliminate a replacement of the batteries for a long time, by carrying out a transmission of data when the input data changes and giving a data transmission with a fixed time interval when the input data has no change respectively. CONSTITUTION:The pulley 4 is turned according to the change of water level, and this turning motion is converted into a digital data through the A-D converter 5 to be converted into a pulse series by the parallel-serial converting circuit 6. This pulse series is converted into the optical signals by the light emitting element 7 to be transmitted via the optical fiber cable 8. The BUSY signal 12 at the moment when the input data changes is detected by the fall detecting circuit 13, and then the power supply switch 14 is closed to perform a transmission of data. The switch 14 is closed by the automatic starting circuit 15 and with every second T1 for a transmission of data. This transmission of data is monitored by the information renewal check timer 16 at the reception part, and an external alarm is delivered in case the data is not renewed within the T2 second.
    • 5. 发明专利
    • STATE CHANGE DETECTING CIRCUIT
    • JPS5486363A
    • 1979-07-09
    • JP15352477
    • 1977-12-22
    • FUJITSU LTD
    • TAKIZAWA HIROSHIYAMADA YUUSAKU
    • G08B25/00G05B23/02G08B1/08G08B23/00G08C25/00H04Q9/00
    • PURPOSE:To obtain a circuit of a small size, low cost and yet good packaging efficiency by providing an assembly of exclusive-OR gates which convert plural external data to one state change information, differentiating the output thereof and setting which state change has occured in an FF circuit. CONSTITUTION:External data with each two pieces as one set are inputted to the exclusive-OR gate groups EOR11, EOR12... of the first stage and the outputs of the gates EOR11, EOR12... with each 2 pieces as 1 set are inputted to the exclusive-OR gate groups EOR21, EOR22... of the second stage. Finally the outputs of the gates EOR31 and EOR32 are inputted to the gate EOR41, whose output is then applied to the differentiation circuit C consisting of an inverter INV, capacitor Ca, resistance R and OR gate. The output of said differentiation circuit C is applied to an FF circuit D. Thereby, the detection circuit which is capable of detecting the contents of the state change of external data, is small and inexpensive and yet is of good packaging efficiency may be obtained.
    • 6. 发明专利
    • STILL PICTURE TRANSMISSION SYSTEM
    • JPS60102077A
    • 1985-06-06
    • JP20945383
    • 1983-11-08
    • FUJITSU LTD
    • YONEMOTO EIJIYAMADA YUUSAKU
    • H04N7/18
    • PURPOSE:To control freely a camera while observing a monitor by reducing or making coarse the range of a picture read from a memory during the camera control from the reception side as well as to decrease the transmission time per one pattern. CONSTITUTION:In the conventional still picture transmitting using a WAD counter 47 generating a write address and an RAD counter 48L generating a read address, a picture picked up by a camera is written in a memory 41 in the rate of one pattern at some patterns and it is read at a low speed in matching with the transmission speed of a line 1. Since the time required for the read needs nearly 30sec per one pattern with a transmission speed of 9,600BPS, the transmission time is decreased by limiting a read range 41' from the memory 41. For example, in reduction the longitudinal and lateral size of the range 41' to 1/8, the read time is 30/64, and reduced nearly to 0.5sec.
    • 7. 发明专利
    • Intermittent transmission system
    • 间歇传输系统
    • JPS59105732A
    • 1984-06-19
    • JP21644482
    • 1982-12-10
    • Fujitsu Ltd
    • YAMADA YUUSAKUNOZAWA KUNIO
    • H04B1/66H04B14/04
    • H04B14/046
    • PURPOSE:To reduce the overall average power consumption of a device by monitoring the signal level of an input part to delay the working cycles of A/D conversion and transmission compared with the normal cycle when no signal exists or the signal level is less than a certain value and to stop the supply of power supply voltage to the A/D converter and a light emitting diode when they have no working. CONSTITUTION:The threshold value + or -V1 is set at a comparator 16. That is, the data is sampled and transmitted in a cycle of time t1 when a comparator 16 decides that the level of an input signal is larger than V1. However, if the input signal is discriminated to be less than + or -V1, the comparator 16 gives information to a control part 18 and changes the sampling and transmitting cycles to t2 (t1
    • 目的:通过监视输入部分的信号电平来降低器件的总体平均功耗,从而延长A / D转换和传输的工作周期,与正常周期相比,当没有信号存在或者信号电平小于 当A / D转换器和发光二极管不工作时,停止供给电源电压。 构成:在比较器16中设定阈值+或-V1。即,当比较器16判定输入信号的电平大于V1时,以时间t1的周期对数据进行采样和发送。 然而,如果输入信号被鉴别为小于+或-V1,则比较器16向控制部分18提供信息,并将采样和发送周期改变为t2(t1
    • 9. 发明专利
    • COUNTING CIRCUIT
    • JPS5687935A
    • 1981-07-17
    • JP16467679
    • 1979-12-20
    • FUJITSU LTD
    • KAWASHIMA RIYUUTAROUKAYA KATSUHIKOYAMADA YUUSAKU
    • H03K21/00H03K21/40H03K27/00
    • PURPOSE:To form the counter circuit combinedly having the advantages of electronic and mechanical counting circuits, by controlling the switching gate in cooperation with the addition circuit accumulating and adding the addition input to be counted and the input to be added, with the signal adding the integration operation for the data of the input to be added and the addition input. CONSTITUTION:When the addition input pulse Pin to be counted is fed, the 2nd input side for a switching gate 41 is closed and the 1st input side is opened. In this case, since the capacitor C1 inputs a part of the counting output data Dout, the value is equal to this data Dout, and to the value of this capacitor C2 up to now. The addition circuit 31 receives the accumulated addition data up to now stored in the capacitor C1 at the terminal 32 to perform the addition of Dout + Pin. The new result of addition is stored in the capacitor C2. On the other hand, while the 2nd input side of the switching gate 41 is still closed, new count output data is not received. Further, after the pulse Pin is intermittent, the 2nd input side is opened and the counting output data is rewritten into new data Dout. Further, the new data is stored in the capacitor C1 via the resistance R1.