专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2004056821A System for transportation of multiplex radio frequency signal of multiplex input multiplex output wireless communication system to/from central processing base station 审中-公开
公开(公告)号：JP2004056821A
公开(公告)日：2004-02-19
申请号：JP2003275515
申请日：2003-07-16
申请人： Agere Systems Inc , エイゲアシステムズインコーポレイテッドAgere Systems Inc.
发明人： ZELST ALLERT VAN
IPC分类号： H04J14/00 , H04B7/04 , H04B10/12 , H04J14/02 , H04J15/00 , H04W88/08 , H04Q7/36
CPC分类号： H04W88/085 , H04B7/04 , H04B10/25759
摘要： PROBLEM TO BE SOLVED: To introduce a multiplex input multiplex output wireless communication system for cost reduction caused by increase in the optical fiber between base stations. SOLUTION: This system is provided with at least a first and a second antennas that receive a first and a second radio frequency signals, a multiplex system that transforms the first and the second radio frequency signals into a first and a second optical signals, and multiplexes the first and the second optical signals for transmission through an optical fiber 12. A central processing base station 14 lends itself to the connection of the optical fiber 12. The central processing base station 14 demultiplexes the first and the second optical signals from the optical fiber 12, transforms the first and the second optical signals into the first and the second radio frequency signals, and processes the first and the second radio frequency signals for deriving information. In alternative embodiment, conductors such as a coaxial cable are used as a substitute for an optical fiber and a multiplexer 10 multiplexes the first and the second radio frequency signals into a conductor. COPYRIGHT: (C)2004,JPO

2. 发明专利

JP2014099944A Methods and apparatus for low-density parity check decoding using hardware sharing and serial sum-product architecture 审中-公开
标题翻译：使用硬件共享和串行SUM产品架构的低密度奇偶校验解码的方法和装置
公开(公告)号：JP2014099944A
公开(公告)日：2014-05-29
申请号：JP2014044504
申请日：2014-03-07
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： HARATSCH ERICH F , RATNAYAKE RUWAN
IPC分类号： H03M13/19
CPC分类号： H03M13/1131 , H03M13/1111 , H03M13/6566
摘要： PROBLEM TO BE SOLVED: To provide methods and apparatus for decoding codes that can be described using bipartite graphs having interconnected bit nodes and check nodes.SOLUTION: A magnitude of a check-to-bit node message from a check node (j) to a bit node (i) is computed based on a sum of transformed magnitudes of bit-to-check node messages for a plurality of bit nodes connected to the check node (j), excluding the transformed magnitude of a bit-to-check node message for the bit node (i) and the check node (j). A positive/negative sign of the check-to-bit node message from the check node (j) to the bit node (i) may also be computed by multiplying a product Sof the positive/negative sign of the bit-to-check node message by the positive/negative sign of the bit-to-check node message for the bit node (i) and the check node (j).
摘要翻译：要解决的问题：提供用于解码可以使用具有互连位节点和校验节点的二分图描述的代码的方法和装置。解决方案：从校验节点（j）到校验节点基于与校验节点（j）连接的多个比特节点的比特到校验节点消息的变换幅度的和来计算比特节点（i），不包括比特到校验节点消息的变换幅度对于位节点（i）和校验节点（j）。来自校验节点（j）到比特节点（i）的检查对比特节点消息的正/负号也可以通过将乘积Sof乘以比特到检查节点的正/负号来计算用于比特节点（i）和校验节点（j）的比特到校验节点消息的正/负号消息。

3. 发明专利

JP2013141300A Method and apparatus for soft-output viterbi detection using multiple-step trellis 有权
标题翻译：使用多步TRELLIS软输出检测的方法和装置
公开(公告)号：JP2013141300A
公开(公告)日：2013-07-18
申请号：JP2013047910
申请日：2013-03-11
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： ASHLEY JONATHAN J , FITZPATRICK KELLY KNUDSON , HARATSCH ERICH F
IPC分类号： H03M13/41
CPC分类号： H03M13/4192 , H03M13/395 , H03M13/4153
摘要： PROBLEM TO BE SOLVED: To provide a method and apparatus for performing SOVA detection at higher data rates.SOLUTION: A received signal is processed by (i) determining at least three selection signals that define a plurality of paths through a multiple-step trellis into a given state, where a first path of the plurality of paths is a winning path for each single-step-trellis period of a multiple-step-trellis cycle, a second path is a winning path for a first single-step-trellis period and is a losing path for a second single-step-trellis period of a multiple-step-trellis cycle, and a third path is a losing path for a first single-step-trellis period and is a winning path for a second single-step-trellis period of a multiple-step-trellis cycle; and (ii) determining a reliability value for a bit decision associated with a maximum-likelihood path through the multiple-step trellis or a plurality of reliability values for each multiple-step-trellis cycle.
摘要翻译：要解决的问题：提供一种用于以较高数据速率执行SOVA检测的方法和装置。解决方案：接收信号通过以下步骤来处理：（i）确定至少三个选择信号，所述选择信号定义通过多步网格的多条路径给定状态，其中所述多个路径中的第一路径是用于多步网格周期的每个单步网格周期的获胜路径，第二路径是用于第一单步网格周期的获胜路径并且是多步骤网格周期的第二个单步网格周期的丢失路径，第三个路径是第一个单步网格周期的丢失路径，是第二个单步网格周期的获胜路径，多步循环的阶梯状周期; 以及（ii）通过多步网格确定与最大似然路径相关联的比特决策的可靠性值，或者确定每个多步网格周期的多个可靠性值。

4. 发明专利

JP2013013150A Device and method to enhance call center support for mobile communication device 有权
标题翻译：用于增强移动通信设备的呼叫中心支持的设备和方法
公开(公告)号：JP2013013150A
公开(公告)日：2013-01-17
申请号：JP2012227775
申请日：2012-10-15
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： LANDSCHAFT ASSAF , WOHLSTADTER GAL , WOHLSTADTER GIL
IPC分类号： H04M3/51 , H04M1/00 , H04M11/00
CPC分类号： H04M7/0039 , G06F3/1454 , H04M3/5133 , H04M7/009 , H04M2201/38 , H04M2207/18
摘要： PROBLEM TO BE SOLVED: To provide a device and a method to enhance call center support for a mobile communication device.SOLUTION: A method for providing call center support to a mobile communication device is provided. The method in one embodiment comprises: (1) a step of establishing voice and data communication connection between a mobile communication device having a visual display and a call center communication device having a visual display; and (2) a step of causing the entirety of an image appearing on the visual display of the mobile communication device to be replicated on the visual display of the call center communication device.
摘要翻译：要解决的问题：提供一种用于增强移动通信设备的呼叫中心支持的设备和方法。提供了一种用于向移动通信设备提供呼叫中心支持的方法。一个实施例中的方法包括：（1）在具有视觉显示的移动通信设备和具有视觉显示的呼叫中心通信设备之间建立语音和数据通信连接的步骤; 以及（2）使呼叫中心通信装置的视觉显示器上复制出现在移动通信装置的视觉显示器上的图像的整体的步骤。版权所有（C）2013，JPO＆INPIT

5. 发明专利

JP2012249313A Serial protocol for agile sample rate switching 有权
标题翻译：用于AGILE样本速率切换的串行协议
公开(公告)号：JP2012249313A
公开(公告)日：2012-12-13
申请号：JP2012164502
申请日：2012-07-25
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： LAU KIN-HON , RANSIJN JOHANNES G , HAROLD THOMAS SIMMONDS , JAMES D YODER
IPC分类号： H04L7/00
CPC分类号： H04M3/005 , H04L5/1423 , H04L25/0266
摘要： PROBLEM TO BE SOLVED: To provide a communication protocol and serial interface having an approximately fixed barrier clock and capable of adapting to a variety of communication rates.SOLUTION: The interface employs a variable-length frame that may be expanded or reduced to obtain a desired communication rate, even though a barrier clock rate is kept approximately constant. A method for designing an agile barrier interface is also provided. In particular, the barrier clock rate is preferably selected to be an approximately common multiple of the various communication rates that the barrier interface must handle. A frame length corresponding to each communication rate is obtained by dividing the barrier clock rate by ΣΔ rate. Thus, there is provided an agile communication circuit capable of communicating data through a serial interface at a variety of data rates and at an approximately fixed interface clock rate.
摘要翻译：要解决的问题：提供具有近似固定的屏障时钟并能够适应各种通信速率的通信协议和串行接口。解决方案：即使屏障时钟速率保持近似恒定，该接口也采用可扩展或缩小的可变长度帧以获得所需的通信速率。还提供了一种用于设计敏捷屏障界面的方法。特别地，屏障时钟速率优选地被选择为屏障接口必须处理的各种通信速率的近似公倍数。通过将屏障时钟速率除以ΣΔ率来获得对应于每个通信速率的帧长度。因此，提供了一种能够以各种数据速率和大致固定的接口时钟速率通过串行接口传送数据的敏捷通信电路。版权所有（C）2013，JPO＆INPIT

6. 发明专利

JP2012239185A Integrated circuit comprising signal skew adjustment cell selected from cell library 有权
标题翻译：包含信号库调整单元的集成电路从单元库中选择
公开(公告)号：JP2012239185A
公开(公告)日：2012-12-06
申请号：JP2012151026
申请日：2012-07-05
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： GASPER MARTIN J JR , MORRIS BERNARD L
IPC分类号： H03K5/00 , G06F17/50 , H01L21/82 , H03K5/04 , H03K5/125
CPC分类号： G06F17/5045 , H03K5/1565 , H03K19/00323
摘要： PROBLEM TO BE SOLVED: To provide an integrated circuit comprising a digital circuit mechanism, having at least one digital logic cell and at least one skew adjustment cell.SOLUTION: A skew adjustment cell is configured, such that skew of a signal in a digital circuit mechanism of an integrated circuit is adjusted to a desired amount. A digital logic cell and the skew adjustment cell are selected from a cell library.
摘要翻译：要解决的问题：提供一种包括数字电路机构的集成电路，其具有至少一个数字逻辑单元和至少一个偏斜调整单元。解决方案：配置偏斜调整单元，使得集成电路的数字电路机构中的信号的偏斜被调整到期望的量。从单元库选择数字逻辑单元和偏斜调整单元。版权所有（C）2013，JPO＆INPIT

7. 发明专利

JP2012186484A Integrated circuit including esd circuits for multi-chip module and method therefor 审中-公开
标题翻译：集成电路，包括用于多芯片模块的ESD电路及其方法
公开(公告)号：JP2012186484A
公开(公告)日：2012-09-27
申请号：JP2012100569
申请日：2012-04-26
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： CHITTIPEDDI SAILESH , COCHRAN WILLIAM THOMAS , IFUDA SUMOOHA
IPC分类号： H01L27/04 , H01L21/82 , H01L21/822 , H01L23/60 , H01L27/02 , H02H3/22
CPC分类号： H01L23/60 , H01L27/0248 , H01L2924/0002 , H01L2924/00
摘要： PROBLEM TO BE SOLVED: To provide electrostatic discharge protection for a multi-chip module of an integrated circuit.SOLUTION: An integrated circuit is provided which includes I/O circuitry that may or may not be protected from ESD damage. The protection from ESD damage may be selectively deactivated or activated or may not be present at all in one or more of the I/O circuits. In use, the integrated circuit is coupled to another integrated circuit to form a multi-chip module where the ESD protection for the I/O circuitry between the modules is deactivated or not present. This is advantageous because the likelihood of ESD damage to this I/O circuitry is reduced once the multi-chip module is formed. It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.
摘要翻译：要解决的问题：为集成电路的多芯片模块提供静电放电保护。
解决方案：提供集成电路，其中包含可能受到ESD损伤或不受ESD保护的I / O电路。可以选择性地禁用或激活对ESD损坏的保护，或者可以在一个或多个I / O电路中完全不存在。在使用中，集成电路耦合到另一集成电路以形成多芯片模块，其中模块之间的I / O电路的ESD保护被去激活或不存在。这是有利的，因为一旦形成多芯片模块就可以减少对该I / O电路的ESD损坏的可能性。应当理解，上述一般描述和以下详细描述都是本发明的示例性的，但不是限制性的。版权所有（C）2012，JPO＆INPIT

8. 发明专利

JP2012070631A Switching power source controller incorporating power supply switching 审中-公开
标题翻译：切换电源控制器并联电源开关
公开(公告)号：JP2012070631A
公开(公告)日：2012-04-05
申请号：JP2012000859
申请日：2012-01-06
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： LOPATA DOUGLAS
IPC分类号： H02M3/155 , G05F1/44 , G06F1/18 , G06F1/26 , G06F1/28 , H02H7/00 , H02J1/08 , H02J7/00 , H02M1/10 , H02M3/158
CPC分类号： H02M3/158 , G06F1/263 , G06F1/28 , H02J1/08 , H02J2001/008 , H02M1/10 , Y10T307/50 , Y10T307/582 , Y10T307/62 , Y10T307/647 , Y10T307/653 , Y10T307/696 , Y10T307/707
摘要： PROBLEM TO BE SOLVED: To provide a switching converter having only two high-side switching transistors and one low-side rectifier device and a control circuit.SOLUTION: A switching converter can operate with a main power supply source or an auxiliary power supply source. This invention further includes a method of generating an adjusted voltage from first and second supply voltages by two high-side switching transistors and one low-side rectifier device.
摘要翻译：要解决的问题：提供一种仅具有两个高侧开关晶体管和一个低侧整流器件和控制电路的开关转换器。
解决方案：开关转换器可以与主电源或辅助电源一起工作。本发明还包括通过两个高侧开关晶体管和一个低侧整流器装置从第一和第二电源电压产生调整电压的方法。版权所有（C）2012，JPO＆INPIT

9. 发明专利

JP2012028795A Method and system for reinforcing bond pad 有权
标题翻译：用于增强粘结垫的方法和系统
公开(公告)号：JP2012028795A
公开(公告)日：2012-02-09
申请号：JP2011197816
申请日：2011-09-12
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： MARK ADAM BACHMAN , DANIEL PATRICK CHESIRE , MERCHANT SAILESH M , JOHN WILLIAM OSENBACH , KURT GEORGE STINNEY
IPC分类号： H01L21/60 , H01L23/52 , H01L21/3205 , H01L23/00 , H01L23/485
CPC分类号： H01L24/05 , H01L21/768 , H01L23/562 , H01L24/03 , H01L2224/02166 , H01L2224/0401 , H01L2224/04042 , H01L2224/05082 , H01L2224/05093 , H01L2224/05558 , H01L2224/05567 , H01L2224/05624 , H01L2224/05647 , H01L2924/00014 , H01L2924/0002 , H01L2924/01004 , H01L2924/01006 , H01L2924/01013 , H01L2924/01014 , H01L2924/01015 , H01L2924/01022 , H01L2924/01023 , H01L2924/01028 , H01L2924/01029 , H01L2924/01033 , H01L2924/01073 , H01L2924/01074 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/04941 , H01L2924/04953 , H01L2924/05042 , H01L2924/14 , H01L2224/05552
摘要： PROBLEM TO BE SOLVED: To avoid or reduce occurrence of defects of a probe and bonding.SOLUTION: A reinforcing system and a reinforcing method for reinforcing a contact pad of an integrated circuit are disclosed. Particularly a system and a method which include a reinforced structure inserted between an upper contact pad layer and a lower metallic layer are exemplified.

10. 发明专利

JP2011205155A Semiconductor device barrier layer 审中-公开
标题翻译：半导体器件屏障层
公开(公告)号：JP2011205155A
公开(公告)日：2011-10-13
申请号：JP2011160546
申请日：2011-07-22
申请人： Agere Systems Inc , アギアシステムズインコーポレーテッド
发明人： MERCHANT SAILESH M , OLADEJI ISAIAH O , KOH SEONG JIN
IPC分类号： H01L23/52 , H01L21/3205 , H01L21/768 , H01L23/522 , H01L23/532
CPC分类号： H01L21/76843 , H01L21/76807 , H01L21/76814 , H01L21/76826 , H01L21/76831 , H01L23/5226 , H01L23/53238 , H01L2924/0002 , H01L2924/00
摘要： PROBLEM TO BE SOLVED: To provide a barrier layer used for metallization of a semiconductor device component and deactivation of a dielectric material.SOLUTION: The barrier layer for the semiconductor device metallization component provides a silicon nitride film formed in a component recess and a refractory metal film formed over the silicon nitride film. The device component includes the dielectric material and a recess formed in the dielectric. The surface of the dielectric material within the recess is exposed to nitrogen under controlled parameters. A section of the dielectric material adjacent an interior of the recess is converted to silicon nitride. The refractory metal is then conformed deposited along the recess sidewalls. A seed layer is then deposited over the refractory metal film, and a conductive metal is then deposited within the recess. The device is then polished to remove excess metal in the outside of the recess and planarize the device.
摘要翻译：要解决的问题：提供用于半导体器件部件的金属化的阻挡层和电介质材料的失活。解决方案：半导体器件金属化部件的阻挡层提供形成在部件凹部中的氮化硅膜和难熔金属在氮化硅膜上形成膜。器件部件包括电介质材料和形成在电介质中的凹部。凹陷内的电介质材料的表面在受控参数下暴露于氮气。与凹陷内部相邻的电介质材料的一部分被转换为氮化硅。然后使难熔金属沿着凹陷侧壁成一定的沉积。然后将种子层沉积在难熔金属膜上，然后在凹槽内沉积导电金属。然后将该装置抛光以除去凹部外部的多余金属并使装置平坦化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式