会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明专利
    • MEMORY DEVICE
    • JPS57150199A
    • 1982-09-16
    • JP3533881
    • 1981-03-13
    • HITACHI LTD
    • ITOU SATOSHIFUKUSHI MOTONOBU
    • G06F12/16G06F11/10
    • PURPOSE:To obtain an error detection/correction code memory device which can also detect address failure, without increasing the number of bits of a memory, by relating an address parity code to the production in an error detection and correction code. CONSTITUTION:At write-in, apparently 17-bit information which consists of 16-bit of written-in information and one-bit of address parity bit from a parity generating circuit 1 in response to an address, is applied to an error detection and correction code generating circuit 2, and the 16-bit information and the 6-bit error detection and correction code are written in a memory 3. At readout, the 16-bit information from the memory 3, the 6-bit error detection and correction code and the address parity bit from the circuit 1 are applied to an error detection code check and correction circuit 4, where the 1-bit error corresponding to the information is corrected, the 2-bit error is detected as the error, and the 1-bit error corresponding to the address parity error is detected as the address error, allowing to detect address failure without increasing the number of bits.
    • 22. 发明专利
    • Bus control system
    • 总线控制系统
    • JPS5729126A
    • 1982-02-17
    • JP10392780
    • 1980-07-29
    • Hitachi Ltd
    • YAMANOUCHI MAKOTOHARA TOSHITAKAITOU SATOSHI
    • G06F9/46G06F13/37G06F15/78
    • G06F13/37
    • PURPOSE:To constitute a large-scale system bus easily by providing different request-to-use lines in parallel to adapters connected to a bus in common, and by connecting the adapters in series by a priority discrimination signal line. CONSTITUTION:Between adapters 2-4 and a right-of-using deciding circuit 1, request-to-use lines REQs 0-3 differing in priority level are provided in parallel, and the adapters are connected to them optionally. Those adapters are connected together in series by a priority discrimination signal line PRO. A circuit 1 monitors requests to use the bus from the adapters through the lines REQs 0-3 and, when those requests arrive, selects one request line having top priority to send its level to permit-to-use-bus signal lines ACKs 0 and 1 and ACKSTB. Each adapter, when not sending the request or not having a level corresponding a permit signal, flows a signal PRO to a following adapter, and an adapter having the level corresponding to the permit signal fetches the signal PRO to obtain the right of using the bus, thereby stopping the transmission of the signal PRO to the next stage.
    • 目的:通过为连接到总线的适配器并联提供不同的请求使用线路,并通过优先级识别信号线串联连接适配器,从而轻松构成大型系统总线。 规定:在适配器2-4和使用权决定电路1之间,并行提供与优先级不同的请求使用线REQ 0-3,并且适配器可选地连接到它们。 这些适配器通过优先识别信号线PRO串联在一起。 电路1监视通过线路REQ 0-3从适配器使用总线的请求,并且当这些请求到达时,选择一个具有最高优先级的请求线将其电平发送到允许使用总线信号线ACK 0和 1和ACKSTB。 每个适配器在不发送请求或不具有对应于允许信号的电平的情况下,将信号PRO流向随后的适配器,并且具有与许可信号相对应的电平的适配器提取信号PRO以获得使用总线的权利 从而停止将信号PRO传送到下一级。
    • 25. 发明专利
    • PULSE GENERATING CIRCUIT FOR SERVO CIRCUIT OF HOME VTR
    • JPS54162517A
    • 1979-12-24
    • JP7091678
    • 1978-06-14
    • HITACHI LTD
    • KOBORI YASUNORIITOU SATOSHISHIBATA AKIRA
    • H04N5/7826G11B15/46G11B15/467H04N5/78
    • PURPOSE:To readily generate two pulse widths and achieve the reduction of the number of terminals of ICs by opening and closing only one of NAND gates by a switching singnal. CONSTITUTION:Where no trigger signal 26 is inputted, the output 29 is level ''L'' and NAND gates 35, 36 are settled in the state of close and open, respectively, but when the signal 26 is inputted, FFs 30 thru 34 are all reset and the Q outputs of the respective FFs become ''L''. The output 29 then becomes ''H''. Because of this, the gates 35, 36 invert to open and close, respectively, then the clock signal 23 inputs to the T input of the FF 30 which in turn starts frequency division. As the frequency division progresses and when all the NAND gates 37 become ''H'', the output 29 returns to ''L'' and the gate 35 closes to stop the frequency division, thus waiting for the input of the signal 26. Hence, if the dividing frequencies are determined by the FFs 30, 33, 34 by making the switching signal 28 ''L'' and closing the gate 38 at the recording and by the FFs 30, 33, 34 and 32 by reversing the conditions from the above at the reproducing, the arbitrary two pulse widths may be readily generated.