专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

101. 发明专利

JPS63231652A MEMORY COPY SYSTEM FOR CONTROL SYSTEM 失效
公开(公告)号：JPS63231652A
公开(公告)日：1988-09-27
申请号：JP6602287
申请日：1987-03-20
申请人： FUJITSU LTD
发明人： HATANO TAKASHI , KAWATO YUTAKA , KATO MIHARU , OKADA SUMIE
IPC分类号： G06F12/16 , G06F11/18 , G06F11/20 , G06F15/16
摘要： PURPOSE:To allow contents of both main memory devices of current and standby systems to coincide with each other by inhibiting the access to a common bus from a central control unit and a direct memory access control unit to monopolize the common bus and copying contents of the main memory device of the current system to that of the standby system. CONSTITUTION:A CPU 1-0 sends a memory copy instruction to a memory copy means 7-0 and sends a memory copy signal to a CPU 1-1 to stop the access to a common bus 5. The copy means 7-0 sends a bus request signal to first and second inhibiting means 101 and 301 to inhibit the access to the common bus 5 from any device. Thereafter, the copy means 7-0 interprets contents of the memory copy instruction and transfers contents of a main memory device (MEM) 2-0 to an MEM 2-1 through the common bus 5 to complete copying and releases first and second inhibiting means 101 and 301. Thus, contents of the MEM 2-0 of the current system and the MEM 2-1 of the standby system completely coincide with each other.

102. 发明专利

JPS63156462A DECISION SYSTEM FOR DATA LINK TROUBLE 失效
公开(公告)号：JPS63156462A
公开(公告)日：1988-06-29
申请号：JP30447386
申请日：1986-12-19
申请人： FUJITSU LTD
发明人： FUJIMOTO NAMI , NARA TAKASHI , HATANO TAKASHI , KAWATO YUTAKA , OKADA SUMIE
IPC分类号： H04L29/14 , H04L13/00 , H04M1/00
摘要： PURPOSE:To speed up the trouble detection of a data link by connecting 1st and 2nd comparing circuits which generate decision outputs as to whether or not the data link is usable and whether or not a fault state is entered to the outputs of 1st and 2nd frame error frame counting circuits. CONSTITUTION:An error frame signal outputted by a frame error detecting means 2, and an error frame signal and a normal frame signal are counted by the 1st error frame counting circuit 4 and the 1st error frame counting circuit 6. The outputs of the error frame counting circuits are compared by the 1st comparing circuit 8 with a predetermined threshold value T1 to decide a fault at the time of data link setting. The output of the 2nd frame counting circuit 6 is compared by the 2nd comparing circuit 10 with a predetermined threshold value T2 smaller than the threshold value T1l to decide a fault at the time of data link use. Consequently, the processing speed of the fault monitoring of the data link is increased, a processing program is reduced, and a CPU load is lightened.

103. 发明专利

JPS6362436A TRANSMISSION CONTROL SYSTEM FOR COMMUNICATION INFORMATION 失效
公开(公告)号：JPS6362436A
公开(公告)日：1988-03-18
申请号：JP20699786
申请日：1986-09-03
申请人： FUJITSU LTD
发明人： FUJIMOTO NAMI , NARA TAKASHI , HATANO TAKASHI , KAWATO YUTAKA , OKADA SUMIE
IPC分类号： G06F13/00 , H04L13/00 , H04L29/10
摘要： PURPOSE:To relieve the load of a processor by using the hardware system for the data transmission to a data link controller so as to set an idle time. CONSTITUTION:In sending a data in a memory 3 to a communication line 5, the data is transferred from the memory 3 to the data link controller via a direct memory access controller 2 under the control of the processor 1. In sending a communication information unit including the said data to the communication line 5, a transmission signal is transferred from a timing circuit 6 to the direct memory access controller 2 or the processor 1 and the next data is transferred from the memory 3 to the data link controller 4 as a transfer signal. The timing signal is generated every time the communication information unit is sent to the communication line 5 and a prescribed idle time is set between the communication information units sent to the communication line 5.

104. 发明专利

JPS62261248A ASYNCHRONOUS LINE MULTIPLEXING PROCESSING SYSTEM 失效
公开(公告)号：JPS62261248A
公开(公告)日：1987-11-13
申请号：JP10452386
申请日：1986-05-07
申请人： FUJITSU LTD
发明人： NARA TAKASHI , TAKANO RYOJI , HATANO TAKASHI , KAWATO YUTAKA
IPC分类号： G06F13/00 , H04L13/00 , H04L29/04
摘要： PURPOSE:To excute the multiplexing processing of an asynchronous synchronizing line with a small hardware quantity by deciding whether or not respective lines of plural lines are in a communicating condition, at least one time even in the communicating data unit time of any line by a multiplexing control part. CONSTITUTION:By the control of a scanning control part 7 in a multiplexing control part 1, respective lines 21-2n of plural lines are scanned at least one time in a communicating data unit time by a scanning part 6. Line corresponding parts 31-3n connected successively for a prescribed time through the scanning part 6 to a communicating processing part 8 are identified by a scanning control signal (line identifying information) from the scanning control part 7. Consequently, when a receiving request occurs as a communicating request at a communicating request generating part, the receiving data unit given from communicating data holding parts 51-5n through the scanning part 6 is fetched in the communicating processing part 8 in accordance with the line identifying information and supplied to the later processing. When the transmitting request occurs, the transmitting data unit is held at the communicating data holding part corresponding to the line identifying information from the communicating processing part 8 through the scanning part 6 and transmitted to the corresponding line in accordance with the line identifying information.

105. 发明专利

JPS6160098A Control method of digital subscriber's line 失效
标题翻译：数字用户线的控制方法
公开(公告)号：JPS6160098A
公开(公告)日：1986-03-27
申请号：JP18223284
申请日：1984-08-31
申请人： Fujitsu Ltd
发明人： OKADA SUMIE , NARA TAKASHI , HATANO TAKASHI , TSUTSUMI KENJI , TANAKA YASUO
IPC分类号： H04Q3/54 , H04M3/00 , H04Q11/04
CPC分类号： H04Q11/04
摘要： PURPOSE:To improve the efficiency of the use of a line by providing a voice/ data identification circuit at exchange side identifying whether a used terminal is a voice terminal or a data terminal and, when a step-out occurs by a ringer from an analog subscriber's line, dropping the line for a data terminal but continueing communication without dropping the line for a voice terminal. CONSTITUTION:Whether a digital subscriber's line 3 is selecting a terminal 10 or a terminal 11, or either in voice data transmission or in data transmission is previously reported to an exchange in a protocal, which is determined by the voice/data identification circuit 25 and also sent to a digital subscriber's control circuit 24. The digital subscriber's control circuit 24 receives outputs from a ringer generation circuit 23, a synchronization monitor circuit 27, and the voice/data identification circuit 25 and, when data is being transmitted on the digital subscriber's line, drops the data line at the occurrence of a step- out by a ringer. On the other hand, during voice transmission with a voice terminal on the digital subscriber's line 3, the digital subscriber's control circuit does not drop the line but continues communication because voice communication is troubled not so much.
摘要翻译：目的：通过在交换侧提供语音/数据识别电路来提高线路的使用效率，以识别所使用的终端是语音终端还是数据终端，并且当振铃器从模拟用户线路，丢弃数据终端的线路，但继续通信，而不会丢弃语音终端的线路。规定：数字用户线路3是选择终端10还是终端11，或者在语音数据传输或数据传输中，都是先前向由语音/数据识别电路25确定的协议中的交换机报告，数字用户的控制电路24接收来自振铃发生电路23，同步监视电路27和语音/数据识别电路25的输出，并且当数据用户的控制电路24在数字用户的控制电路24上发送数据时，线路，在振铃器发生跳出时丢弃数据线。另一方面，在与数字用户线路3上的语音终端进行语音传输时，数字用户的控制电路不会掉线，而是继续进行通信，因为语音通信不那么困扰。

106. 发明专利

JPS60160295A PROGRAM SETTING SYSTEM OF DISTRIBUTED CONTROL SYSTEM 失效
公开(公告)号：JPS60160295A
公开(公告)日：1985-08-21
申请号：JP1445484
申请日：1984-01-31
申请人： FUJITSU LTD
发明人： NARA TAKASHI , KAWATO YUTAKA , HATANO TAKASHI
IPC分类号： G05B19/05 , G06F15/177 , H04Q3/545
摘要： PURPOSE:To enable modification of control programs of a slave device through a master device by the master device transmitting control programs as data by requirement of the slave device without fail and by the slave device accumulating the received control programs in random access memory in accordance with the program for accumulating program data stored in memory. CONSTITUTION:A central processing unit 20 of a master station exchange discriminates a demand subscriber line concentrator by control of a processor 21, reads out a control program corresponding to the demand subscriber line concentrator from a main memory 22, and transmits it as data to the demand subscriber line concentrator through a reception/transmission part 23. A controller 25 of the demand subscriber line concentrator accumulates the received control program data in a random access memory 28 in accordance with the program for accumulating and receiving program data stored in a read only memory 27. After the control program data is completely received, the control program accumulated in the random access memory 28 is traveled, and the original exchange processing is executed.

107. 发明专利

JPS6097460A CONTENTION CONTROL SYSTEM 失效
公开(公告)号：JPS6097460A
公开(公告)日：1985-05-31
申请号：JP20374083
申请日：1983-11-01
申请人： FUJITSU LTD
发明人： HATANO TAKASHI , NARA TAKASHI , KAWATO YUTAKA
IPC分类号： G06F13/366 , G06F13/364 , G06F13/372
摘要： PURPOSE:To control contention easily at random by assigning information transmission request timing to every device, and allowing a master device which discriminates the request to send out a permit signal and permit the transmission of information. CONSTITUTION:For example, a device A1 sends out a request signal R1 and a device A3 sends out a request signal R3. Then, a master device MU sends out a permit signal P1 to a permit line B at the timing corresponding to the device A1 unless information transmission is in process when the request signal R1 is received and detected. The device A1 receives this permit signal P1 to send out information D1. the device A3 keeps on sending the request signal R3 at its assigned timing until a permit signal P3 to the request signal R3 is received, and sends out information D3 on receiving the permit signal P3.

108. 发明专利

JPS60194A SYSTEM FOR SETTING AUTOMATICALLY INTER-STATION SIGNAL TRANSMISSION LEVEL 失效
公开(公告)号：JPS60194A
公开(公告)日：1985-01-05
申请号：JP10735383
申请日：1983-06-15
申请人： FUJITSU LTD
发明人： HATANO TAKASHI , OGAWA YASUNORI , TANAKA YASUO , SHIMOZONO RIYOUJI
IPC分类号： H04Q1/30 , H04Q3/58
摘要： PURPOSE:To keep constantly an incoming level of an inter-station signal at all times by detecting a signal level between reception stations from a remote exchange and adjusting the inter-station signal transmission level of a local station in response to this detected level. CONSTITUTION:The inter-station signal from a transmitter 1 of the exchange is transmitted to the remote exchange via a trunk 2 and a line 9. The remote exchange receiving the signal is returned via trunks 7, 8 and a line 10. This is received by a receiver 4 via a trunk 3. A level detecting circuit 5 detects succeedingly the level of the received inter-station signal and changes the inter- station signal transmission level of the transmitter 1 depending on this detection level. Thus, the incoming level of the inter-station signal is kept constant at all time.

109. 发明专利

JPS59125188A Receiving system of digital multi-frequency signal 失效
标题翻译：数字多频信号接收系统
公开(公告)号：JPS59125188A
公开(公告)日：1984-07-19
申请号：JP23223982
申请日：1982-12-30
申请人： Fujitsu Ltd
发明人： HATANO TAKASHI , OGAWA YASUNORI , TANAKA YASUO , SHIMOZONO RIYOUJI , SEKI YOUKO
IPC分类号： H04L27/26 , H04Q1/457
CPC分类号： H04Q1/4575
摘要： PURPOSE:To decide an output with no mistake by using the result obtained during a discrete Fourier conversion for an input digital signal and deciding whether or not the noises, etc. are received. CONSTITUTION:When a discrete Fourier conversion is started, the output of an adder 13 is latched by a signal latching circuit 17 every time an input signal is supplied. Then, when a succeeding input signal is supplied a comparison arithmetic circuit 18 compares the output of the circuit 17 with the present output of the adder 13. When the latter output is larger than the former output, it is decided that the result signal of a signal detecting stage 14 is proper. Thus no control is given to the signal pass. If the latter output is equal to or smaller than the former output, the result signal of the stage 14 is suppressed since the noises, etc. are possibly received.
摘要翻译：目的：通过使用输入数字信号的离散付里叶变换时获得的结果，决定是否接收到噪声等，从而无误地决定输出。构成：当开始离散付里叶变换时，每当提供输入信号时，加法器13的输出由信号锁存电路17锁存。然后，当提供后续输入信号时，比较运算电路18将电路17的输出与加法器13的当前输出进行比较。当后一个输出大于前一个输出时，确定a 信号检测级14是适当的。因此，不对信号通过进行控制。如果后一个输出等于或小于前一个输出，则由于可能接收到噪声等，所以级14的结果信号被抑制。

110. 发明专利

JPS58198950A Monitoring system for digital audible signal tone 失效
标题翻译：数字可信信号监听系统
公开(公告)号：JPS58198950A
公开(公告)日：1983-11-19
申请号：JP8262382
申请日：1982-05-17
申请人： Fujitsu Ltd
发明人： OGAWA YASUNORI , SHIMOZONO RIYOUJI , HATANO TAKASHI , TANAKA YASUO
IPC分类号： H04M3/22 , H04M3/24
CPC分类号： H04M3/244
摘要： PURPOSE:To minitor the output of an audible signal tone generator, by comparing the output of a testing audio signal tone generator with that of an audio signal tone oscillator, and using a coincident signal when both coincide with each other >=2 times. CONSTITUTION:The 2nd FF circuit 18 outputs a 1-level signal synchronously with a clock CLKB11 to drive an address counter 13 through the 1st OR gate 12 and next data is outputted from an RAM7 to make a comparison between the outputs of the 1st and the 2nd buffer memories 6 and 8 continuously. Thus, when >=2 coincidence signals are obtained successively in a comparison between the output of the audio signal tone oscillator 4 and the output of the testing RAM7, it is judged that the output of the oscillator is normal. The output of the 1st FF circuit 9, on the other hand, is inputted to the 2nd ANG gate 20 through an inverter 19 and at this time, the utput of the 2nd OR gate 21 is 1, so the output of the 2nd AND gate 20 goes down to 0, showing that the audio signal tone oscillator 4 is normal on a display pilot 22.
摘要翻译：目的：通过将测试音频信号音发生器的输出与音频信号音调振荡器的输出进行比较，并且当两者彼此重合时使用重合信号≥2次，来缩小声音信号音发生器的输出。构成：第二FF电路18与时钟CLKB11同步地输出1电平信号，以通过第1或门12来驱动地址计数器13，并且从RAM7输出下一个数据，以使第1和第第二缓冲存储器6和8连续。因此，在音频信号音调振荡器4的输出与测试RAM7的输出之间的比较中连续获得> = 2个符合信号时，判断振荡器的输出正常。另一方面，第一FF电路9的输出通过反相器19输入到第二ANG门20，此时第二或门21的输出为1，所以第二与门的输出 20降低到0，表明音频信号音振荡器4在显示导频22上是正常的。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式