会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明公开
    • OUTPUT OF MULTIBIT DATA FOR INTEGRATED CIRCUITS
    • EP4373214A1
    • 2024-05-22
    • EP22207456.9
    • 2022-11-15
    • Tridonic GmbH & Co. KG
    • Romano, FabioKucera, ClemensStark, Stefan
    • H05B45/00H05B45/30
    • H05B47/105
    • An integrated circuit (2) comprises a register (11) configured to store data comprising plural data bits (9), and a data interface (10) configured to output the data (6) comprising plural data bits. The data interface comprises data converting means (7) configured to convert the data comprising plural data bits (9) into one of an analogue voltage value (6) or a pulse-width modulated output signal (fig. 3. 26) or a digital data stream (fig. 4: 36). The data interface () 10is configured to provide the analogue voltage value (6), or the pulse-width modulated output signal (fig. 3: 26) or the digital data stream (fig. 3: 36), continuously at an output connection (4) of the data interface.
      The data interface (10) may comprise a digital-to-analogue converter circuit (7) of the data converting means configured to convert the data comprising plural data bits (9) into the analogue value (6). The data interface may comprise in the data converting means a pulse-width modulating circuit (fig. 2: 20) configured to generate a pulse-width modulated output signal (fig. 2: 26) based on the data comprising plural data bits stored in the register (11). The data interface may comprise in the data converting means a converter circuit (fig. 4: 37) configured to generate a synchronized data stream (fig. 4: 36) including a sequence of bits (fig. 4. 36) based on the data comprising plural data bits (9) stored in the register (11).