会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明公开
    • DIGITAL/ANALOG CONVERTER
    • 式数字/模拟-WANDLER
    • EP1164703A4
    • 2004-03-31
    • EP00981752
    • 2000-12-15
    • SAKAI YASUE
    • KOYANAGI YUKIO
    • H03M1/66H03M3/02H03M3/04
    • H03M3/504
    • A digital/analog converter for producing an output waveform having lens distortion without increasing the operating speed of components. A D/A converter comprises four D flip-flops (10-1 to 10-4), four multipliers (12-1 to 12-4), three adders (14-1 to 14-3), a D/A converter (16), and two integrating circuits (18-1, 18-2). Input data is fed sequentially to the four D flip-flops and held therein. The multiplier multiplies the data held in the respective D flip-flops by different multiplicators in the first half and second half of one clock period and the multiplication results are added by the three adders. A stepwise analog voltage corresponding to the sum is generated by the D/A converter (16) and integrated twice by means of the two integrating circuits (18-1, 18-2).
    • 目的在于提供一种能够产生具有较小失真的输出波形的数模转换器,而不增加部件的运行速度。 AD / A转换器包括四个D触发器10-1至10-4,四个乘法器12-1至12-4,三个加法器14-1至14-3,D / A转换器16和两个积分电路18 -1和18-2。 输入数据被依次馈送到四个D触发器并保持在其中。 乘法器在一个时钟周期的前半部分和后半部分中乘以各个D触发器中由不同乘法器保持的数据,乘法结果由三个加法器相加。 对应于和的逐步模拟电压由D / A转换器16产生并通过两个积分电路18-1和18-2集成两次。
    • 6. 发明公开
    • DIGITAL-ANALOG CONVERTER AND METHOD, AND DATA INTERPOLATION DEVICE AND METHOD
    • 数字模拟转换器及其方法和插补数据的设备和hazzle
    • EP1198065A4
    • 2005-06-01
    • EP00937298
    • 2000-06-19
    • SAKAI YASUE
    • KOYANAGI YUKIO
    • G06F17/17G06T3/40H03H17/02H03H17/06H03M3/00
    • G06F17/17G06T3/4007
    • A digital-analog converting device and method for lowering the computational complexity and decreasing the circuit scale, and data interpolating device and method. The digital-analog converting device has a fundamental digital waveform generating section (10) for generating a fundamental waveform according to the values of inputted discrete data, a convolution calculating section (20) for carrying out oversampling and convolution of the output from the digital waveform generating section (10), and a D/A converting section (30) for-D/A converting the output from the convolution calculating section (20). The amplitude of the fundamental digital waveform is modulated according to the discrete data and the data is combined by convolution. Only by carrying out oversampling and convolution, continuous interpolation values are obtained.
    • 一种数字 - 模拟转换器和方法,用于降低计算复杂度和降低电路规模,及数据内插设备和方法。 数字 - 模拟转换器具有根本的数字波形,用于产生基本波形雅丁到输入的离散数据的值产生部分10,卷积计算部20,用于从数字波形进行输出的过采样和卷积生成部10,和 一个D /用于D / A A转换部30从卷积计算部分20中的基本数字波形的振幅的输出转换被调制gemäß离散数据和所述数据是通过卷积组合。 只有进行过采样和卷积,连续插值获得。
    • 10. 发明公开
    • DIGITAL/ANALOG CONVERTER
    • 数字/模拟-WANDLER
    • EP1164705A4
    • 2004-04-07
    • EP00981756
    • 2000-12-15
    • SAKAI YASUE
    • KOYANAGI YUKIO
    • H03M1/66H03M3/00H03M3/02H03M1/00
    • H03M3/508
    • A digital/analog converter which produces an output waveform having less distortion without increasing the operating speed of the components. The D/A converter comprises a multiplying section (1), four data holding sections (2-1 to 2-4), four data selectors (3-1 to 3-4), an adding section (4), a D/A converter (5), and two integrating circuits (6-1, 6-2). Input data is multiplied by four multiplicators by the multiplying section (1), and the four multiplication results are held, as one set, in the data holding sections. The data selectors read out data held in the four data holding sections in a predetermined order and generate step function data. The adding section adds the values of the step functions outputted from the four data selectors. Furthermore, a stepwise analog voltage corresponding to the sum is generated by the D/A converter (5) and integrated twice by means of the two integrating circuits (6-1, 6-2).
    • 目的在于提供一种能够产生具有较小失真的输出波形的数模转换器,而不增加部件的运行速度。 AD / A转换器包括乘法部分1,四个数据保持部分2-1至2-4,四个数据选择器3-1至3-4,加法部分4,D / A转换器5和两个积分电路6 -1和6-2。 输入数据由乘法部分1乘以四个乘法器,四个相乘结果作为一组保存在数据保持部分中。 数据选择器以预定顺序读出保存在四个数据保持部分中的数据,并生成步骤功能数据。 添加部分添加从四个数据选择器输出的步骤功能的值。 此外,由D / A转换器5产生对应于和的逐步模拟电压,并通过两个积分电路6-1和6-2集成两次。