专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP0749646A1 A PHASE ERROR PROCESSOR CIRCUIT WITH A COMPARATOR INPUT SWAPPING TECHNIQUE 失效
标题翻译：随着技术的比较器输入的交换相位误差处理器电路
公开(公告)号：EP0749646A1
公开(公告)日：1996-12-27
申请号：EP95944217.0
申请日：1995-12-20
申请人： NATIONAL SEMICONDUCTOR CORPORATION
发明人： WONG, Hee , LI, Gabriel, M.
IPC分类号： H03L7 , H04L7
CPC分类号： H03L7/085 , H03L7/0991 , H04L7/0083 , H04L7/033
摘要： A phase-locked loop having a phase error processor (PEP) circuit in which a phase error is provided to the PEP circuit in the form of a first pulse stream comprising pulses of a width dictated by the phase error between the incoming data and a local clock and a second pulse stream comprising pulses of a reference width. The circuit includes two integrators having outputs coupled to first and second inputs off a comparator, respectively. Switches couple the first pulse stream to the input of one integrator and the second pulse stream to the input of the other integrator during a first time window and reverse the connections during a second time window. The switches are controlled by a SWAP signal which alternates state at regular intervals. The output of the comparator is exclusive-ORed with the SWAP signal in order to invert the comparator output signal every other window so as to average any input offset error of the comparator or offset due to mismatch of the integrators evenly between the two pulse streams. The output of the exclusive-OR gate is coupled to the input of a D flip flop which is latched once per window. The output of the D flip flop is an UP/DOWN signal which controls an oscillator, which generates the local clock signal, to advance or retard the phase of the local clock in response to the condition of the UP/DOWN signal.

2. 发明授权

EP0749646B1 A PHASE ERROR PROCESSOR CIRCUIT WITH A COMPARATOR INPUT SWAPPING TECHNIQUE 失效
标题翻译：随着技术的比较器输入的交换相位误差处理器电路
公开(公告)号：EP0749646B1
公开(公告)日：1998-02-11
申请号：EP95944217.9
申请日：1995-12-20
申请人： NATIONAL SEMICONDUCTOR CORPORATION
发明人： WONG, Hee , LI, Gabriel, M.
IPC分类号： H03L7/085 , H03D13/00
CPC分类号： H03L7/085 , H03L7/0991 , H04L7/0083 , H04L7/033
摘要： A phase-locked loop having a phase error processor (PEP) circuit in which a phase error is provided to the PEP circuit in the form of a first pulse stream comprising pulses of a width dictated by the phase error between the incoming data and a local clock and a second pulse stream comprising pulses of a reference width. The circuit includes two integrators having outputs coupled to first and second inputs off a comparator, respectively. Switches couple the first pulse stream to the input of one integrator and the second pulse stream to the input of the other integrator during a first time window and reverse the connections during a second time window. The switches are controlled by a SWAP signal which alternates state at regular intervals. The output of the comparator is exclusive-ORed with the SWAP signal in order to invert the comparator output signal every other window so as to average any input offset error of the comparator or offset due to mismatch of the integrators evenly between the two pulse streams. The output of the exclusive-OR gate is coupled to the input of a D flip flop which is latched once per window. The output of the D flip flop is an UP/ DOWN signal which controls an oscillator, which generates the local clock signal, to advance or retard the phase of the local clock in response to the condition of the UP/ DOWN signal.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式