专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP4044466A1 SYNCHRONIZATION METHOD AND DEVICE 审中-公开
公开(公告)号：EP4044466A1
公开(公告)日：2022-08-17
申请号：EP19949754.6
申请日：2019-10-22
申请人： Huawei Technologies Co., Ltd.
发明人： LIU, Yongzhi , LIN, Tao , LIU, Jianqiang , YUAN, Chun
IPC分类号： H04J3/06
摘要： Embodiments of this application disclose a synchronization method and a device. First, a device marks, based on a preset period, a periodic code block in a data bitstream to be sent from a MAC layer to a PHY layer, then sends the data bitstream to a peer device through the PHY layer, records a sending time of each periodic code block as a first timestamp during sending, and returns the first timestamp to the MAC layer. To be specific, by marking a timestamp for the periodic code block received from the MAC layer, the device sets a PHY-layer-based time reference scale (namely, the first timestamp) at the PHY layer. In this case, if a synchronization message needs to be sent to the peer device, because the time reference scale is a timestamp marked at the PHY layer, the device calculates, in real time by using the time reference scale, a time point at which the synchronization message is actually sent from the PHY layer (that is, a sending timestamp is marked), so that the time point at which the synchronization message is sent from the PHY layer can be obtained, a delay at the PHY layer is eliminated, and precision of the sending timestamp of the synchronization message (for example, a 1588 message) is improved.

2. 发明公开

EP4311112A1 METHOD FOR CYCLIC CODE ENCODING, AND CHIP, CIRCUIT ASSEMBLY AND ELECTRONIC DEVICE 审中-实审
公开(公告)号：EP4311112A1
公开(公告)日：2024-01-24
申请号：EP22790836.5
申请日：2022-03-31
申请人： Huawei Technologies Co., Ltd.
发明人： LI, Liang , YUAN, Chun , LU, Yuchun , MA, Lin , LIU, Yongzhi
IPC分类号： H03M13/11
摘要： According to embodiments of the present disclosure, a method and a chip for cyclic code encoding, a circuit component, and an electronic device are provided. A first cyclic code includes K payload symbols and (N-K) parity symbols, and each symbol includes m bits, where K, N, and m are integers greater than or equal to 1, and N is greater than K. The method includes: generating, based on a first symbol sequence related to a first part of symbols in the K payload symbols, a first parity sequence corresponding to the first symbol sequence. The method further includes: generating, based on a second symbol sequence related to a second part of symbols in the K payload symbols, a second parity sequence corresponding to the second symbol sequence, where the first part of symbols are different from the second part of symbols. The method further includes: generating the (N-K) parity symbols based on the first parity sequence and the second parity sequence. In this way, a small bit width cyclic code encoder may be used to implement large bit width cyclic code encoding.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式