专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP4452764A1 APPARATUS FOR FORMING CONTAINERS FILLED WITH A LIQUID AND SEALED 失效
公开(公告)号：EP4452764A1
公开(公告)日：2024-10-30
申请号：EP22835135.9
申请日：2022-12-19
申请人： G.D S.p.A.
发明人： BIRELLO, Fabio , CRISTOFORI, Alessandro , BONARELLI, Maurizio , CARLINI, Federico
IPC分类号： B65B9/20 , B65B9/207 , B65B31/04 , B65B39/00
CPC分类号： B65B39/004 , B65B31/045 , B65B9/207 , B65B9/20 , B65B2210/0620130101

2. 发明公开

EP4451327A1 METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES, CORRESPONDING SUBSTRATE AND SEMICONDUCTOR DEVICE 审中-公开
公开(公告)号：EP4451327A1
公开(公告)日：2024-10-23
申请号：EP24170022.8
申请日：2024-04-12
申请人： STMicroelectronics International N.V.
发明人： MAZZOLA, Mauro
IPC分类号： H01L23/495 , H01L21/48 , H01L21/56
CPC分类号： H01L23/564 , H01L23/49562 , H01L23/49548 , H01L21/4842 , H01L21/561
摘要： An electrically conductive substrate (12) for a plurality of semiconductor devices (10) has mutually opposed first (121) and second (122) surfaces and comprises electrically conductive die pads (12A) configured to have semiconductor chips (14) arranged thereon as well as arrays of electrically conductive leads (12B) arranged around the electrically conductive die pads (12A). The substrate (12) comprises elongated electrically conductive connecting bars (100) connected to the electrically conductive die pads (12A). The elongated connecting bars (100) are configured to be cut (B) at intermediate points (SL) along their length to provide singulated substrate portions and have distributed along their length first recesses (121A) at the first surface (121) alternating with second recesses (122A) (121A, 122A) at the second surface (122). Once cut (B) at the intermediate points (SL), the elongated connecting bars (100) are partitioned into bar remainders (100') extending from a distal end (100A) to an electrically conductive die pad (12A) in a singulated substrate portion. The bar remainders (100') have a serpentine pattern with one or more loops between their distal end (100A) exposed at the surface of the insulating encapsulation (20) of the device package and the electrically conductive die pad (12A), thus creating tortuous paths (WPP') countering moisture penetration into the device package. The elongated connecting bars (100) comprise a sequence of adjacent sections having the first recesses (121A) and the second recesses (122A) etched therein, with these adjacent sections alternately located at the opposed first (121) and second (122) surfaces, wherein dummy pads (120A) left exposed by the encapsulation (20) are formed at the second surface (122).

3. 发明公开

EP4445693A1 METHOD FOR MARKING LIGHTING DEVICES, AND CORRESPONDING DEVICE 审中-实审
公开(公告)号：EP4445693A1
公开(公告)日：2024-10-16
申请号：EP22790072.7
申请日：2022-10-10
申请人： CLAY PAKY S.R.L.
发明人： CALLEGARI, Massimo , MORRA, Andrea , MASSERDOTTI, Giorgio
IPC分类号： H05B47/00
CPC分类号： H05B47/155 , H05B47/175 , F21S2/00 , F21V23/0435 , F21W2131/40620130101 , F21V21/15

4. 发明公开

EP4444623A1 A RECLOSABLE FLEXIBLE POUCH AND METHOD AND APPARATUS FOR MANUFACTURING RECLOSABLE FLEXIBLE POUCHES 审中-实审
公开(公告)号：EP4444623A1
公开(公告)日：2024-10-16
申请号：EP22809217.7
申请日：2022-11-14
申请人： Fameccanica.Data S.p.A.
发明人： GUALTIERI, Diego
IPC分类号： B65D33/25 , B65D33/24 , B31B70/81
CPC分类号： B65D33/24 , B65D33/25 , B31B70/8132 , B31B2155/001420170801 , B31B2160/1020170801

5. 发明公开

EP4443265A1 VOLTAGE REGULATION CIRCUIT 审中-公开
公开(公告)号：EP4443265A1
公开(公告)日：2024-10-09
申请号：EP24164192.7
申请日：2024-03-18
申请人： STMicroelectronics S.r.l.
发明人： BIMBI, Cesare , PRIVITERA, Salvatore Giuseppe , PULVIRENTI, Francesco
IPC分类号： G05F3/24 , G05F1/575
CPC分类号： G05F3/24 , G05F1/575
摘要： A voltage regulation circuit (20;20';60) receiving as input an input voltage (VCC), in particular a DC voltage supply, and outputting a regulated voltage (VREG),
comprising a voltage reference circuit (50;90) configured to supply a reference voltage (VREF) which is independent, in particular with respect to temperature variations
said voltage regulation circuit (20;20';60) comprising a first circuit branch (B1) and a second circuit branch (B2) in parallel coupled between said input voltage (VCC) and ground (GND),
said first branch (B1) comprising
a current generator (31; 71) comprising a first depletion MOSFET transistor (QD2), which gate source voltage is a PTAT (Proportional To Absolute Temperature) voltage, coupled between said input voltage (VCC) and the voltage reference circuit (50;90),
said voltage reference circuit (50;90) comprising a first enhancement MOSFET transistor (QE2), which gate source voltage is a CTAT (Complementary To Absolute Temperature) voltage, coupled to the ground (GND) by its source through a source resistor (R5), on which a reference voltage (VREF), sum of the PTAT voltage drop (VP) on the source resistor (R5) and of the gate source voltage (VGS(QE2)) of the enhancement MOSFET transistor (QE2) being formed, said first enhancement MOSFET transistor (QE2) being arranged on said first branch (B1) and coupled by the drain to said first depletion MOSFET transistor (QD2) in a control node (C), said control node (C) being coupled to the gate of said first enhancement MOSFET transistor (QE2),
said first depletion MOSFET transistor (QD2) injecting a PTAT current (ID2) in said first branch (B1) determining a PTAT voltage drop (VP) on said source resistor (R5),
said second branch (B2) comprising an output stage (33; 73) coupled between said voltage to regulate (VCC) and an output node (REG) on which said regulated voltage (VREG) is taken, said output stage (33) comprising a second depletion MOSFET transistor (QD4) on which output is taken said output node (REG), a resistive voltage divider (40; 80) being coupled to said output node (REG), outputting on a respective divider output node (A) a divided output regulated voltage (VREG) which is inputted as the process variable of a negative feedback loop (QE2; 75) which is also coupled to said reference voltage (VREF), the output of said negative feedback loop (QE2; 75) controlling the gate of said second MOSFET transistor (QD4).

6. 发明公开

EP4442862A1 END PLATE ASSEMBLY WITH FLUID-ISOLATING INSERT FOR AN ELECTROLYZER STACK, AND CORRESPONDING ELECTROLYZER SYSTEM 审中-公开
公开(公告)号：EP4442862A1
公开(公告)日：2024-10-09
申请号：EP24157387.2
申请日：2024-02-13
申请人： Plug Power, Inc.
发明人： SWEETLAND, Matthew , MITTELSTEADT, Cortney
IPC分类号： C25B1/04 , C25B9/05 , C25B9/70
CPC分类号： C25B1/04 , C25B9/05 , C25B9/70 , C25B13/02 , C25B9/77 , C25B9/73
摘要： An electrolyzer system and an end plate assembl (110) are provided with one or more fluid-isolating inserts (400). The electrolyzer system includes a stack of electrolyzer cells, a current collector, an end plate assembly, and an isolation plate positioned between the end plate assembly (1109 and current collector. The end plate assembly (110) includes at least one fluid channel to allow fluid to pass therethrough, where the fluid channel(s) is in fluid communication with at least one fluid channel through the current collector and isolation plate. The end plate assembly (110) includes an end plate (120) and an fluid-isolating insert (400) residing, at least in part, within a pocket in the end plate (110). The fluid-isolating insert (400) includes at least one electrically-isolating fluid channel (401) that defines, at least in part, the fluid channel(s) of the end plate assembly (110), where the fluid-isolating insert (400) increases an effective length of a fluid conduction path between the current collector and the end plate (110).

7. 发明公开

EP4440936A1 A METHOD AND A SYSTEM FOR PACKAGING PRODUCTS 审中-实审
公开(公告)号：EP4440936A1
公开(公告)日：2024-10-09
申请号：EP22809214.4
申请日：2022-11-11
申请人： Fameccanica.Data S.p.A.
发明人： GUALTIERI, Diego , CIPRIANI, Alessandro
IPC分类号： B65B5/02 , B65B5/04 , B65B5/06 , B65B43/10 , B65B59/00 , B65B59/02 , D04H1/00 , D04H1/46 , D04H1/49 , D04H1/492 , D04H1/732
CPC分类号： D04H1/49 , D04H1/492 , D04H1/732 , B65B2210/0420130101 , B65B59/02 , B65B59/003 , B65B59/001 , B65B5/02 , B65B5/04 , B65B5/06 , B65B43/10 , D04H1/54 , D04H1/44

8. 发明公开

EP4439234A1 REDUCED POWER CONSUMPTION CIRCUIT AND CORRESPONDING METHOD 审中-公开
公开(公告)号：EP4439234A1
公开(公告)日：2024-10-02
申请号：EP24163177.9
申请日：2024-03-13
申请人： STMicroelectronics International N.V.
发明人： MONDELLO, Antonino , INGLESE, Alessandro , CONDORELLI, Riccardo
IPC分类号： G06F1/32 , G06F1/08
CPC分类号： G06F1/324 , G06F1/3212 , G06F1/3206 , G06F1/28 , G06F1/10 , G06F1/08
摘要： A system on chip, SOC circuit comprising a plurality of peripherals (1811, 1812, ..., 181k; ...; 18N1, 18N2, ..., 18Nk) configured to be clocked with respective clock signals (CK11, CK12, ..., CK1k; ..., CKN1, CKN2, ..., CKNk), wherein the circuit comprises a clock controller (217) configured (161, ..., 16N; 191, ..., 19N) to produce said respective clock signals (CK11, CK12, ..., CK1k; ..., CKN1, CKN2, ..., CKNk) via respective clock divide factors (N1, ..., Nk), the clock controller (217) comprising a plurality of storage locations having stored therein respective sets of clock divide factors (N1, ..., Nk), wherein the clock controller (217) comprises clock divide factor selection circuitry (266) configured to select an operating set of clock divide factors (N1, ..., Nk) out of said respective sets of clock divide factors (N1, ..., Nk) stored in said plurality of storage locations and wherein the clock controller (217) is configured (161, ..., 16N; 191, ..., 19N) to apply to the plurality of peripherals (1811, 1812, ..., 181k; ...; 18N1, 18N2, ..., 18Nk) respective clock signals (CK11, CK12, ..., CK1k; ..., CKN1, CKN2, ..., CKNk) produced via the clock divide factors (N1, ..., Nk) in the operating set of clock divide factors (N1, ..., Nk) selected out of said respective sets of clock divide factors (N1, ..., Nk) stored in said plurality of storage locations.

9. 发明授权

EP4137954B1 PROCESSING SYSTEM, RELATED INTEGRATED CIRCUIT, DEVICE AND METHOD 有权
公开(公告)号：EP4137954B1
公开(公告)日：2024-09-25
申请号：EP22188131.1
申请日：2022-08-01
IPC分类号： G06F13/42 , G06F12/0806 , G06F13/40 , H04L12/40 , G06F13/28 , G06F13/38
CPC分类号： H04L2012/4021520130101 , H04L12/40032 , G06F13/4282 , G06F13/4072 , G06F13/28 , G06F13/4068 , G06F13/385

10. 发明授权

EP3496629B1 BONE FUSION DEVICE AND SYSTEM 有权转让
公开(公告)号：EP3496629B1
公开(公告)日：2024-09-25
申请号：EP17842027.9
申请日：2017-08-15
IPC分类号： A61B17/14 , A61B17/15 , A61B17/16 , A61B17/17 , A61B17/80
CPC分类号： A61F2/4455 , A61B17/1757 , A61B17/68 , A61B17/7062 , A61F2/4611 , A61F2/4603 , A61B17/808

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式