专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明公开

EP1346473A2 FEED-FORWARD AMPLIFIER LOOP CONTROL UTILIZING IF SIGNAL PROCESSING 审中-公开
标题翻译： FORWARD放大器耦合控制圈圈上与IF信号处理
公开(公告)号：EP1346473A2
公开(公告)日：2003-09-24
申请号：EP01991548.7
申请日：2001-12-21
申请人： Paradigm Wireless Communications LLC
发明人： GENTZLER, Charles
IPC分类号： H03F3/66 , H03F1/26 , H03F1/00
CPC分类号： H03F1/3229
摘要： An amplifier arrangement including a main amplifier (15) to which feed-forward cancellation is applied, where the amplifier arrangement comprises an input (11) for receiving signals to be amplified, an ouput (27) for providing an amplified input signal, a pilot signal modulation circuit (SSB modulator) to generate a CW frequency shifted pilot signal, a mixer down (Lo) for converting the pilot signal to an IF signal, and a sampling circuit (DSP35) for digitally sampling the IF signal. The amplifier arrangement includes a signal cancellation loop (having main amplifier 15) and a distortion cancellation loop each acting as an independent control function for minimizing pilot signal. The signal cancellation loop (having error amplifier 24) utilizes a Cartesian loop method for controlling the signal cancellation loop for sensing both phase and amplitude information simultaneously. The Cartesian loop uses a high frequency active mixer, which is a dual cross coupled differential pairs of devices capable of operating with input signals from near DC to 2.4 GHz, for control of the signal cancellation loop.

82. 发明公开

EP1346472A1 CLOSED LOOP ACTIVE CANCELLATION TECHNIQUE (ACT)-BASED RF POWER AMPLIFIER LINEARIZATION ARCHITECTURE 有权
标题翻译：线性化建筑一种基于主动消光科技RF功率转换器采用闭环（ACT）
公开(公告)号：EP1346472A1
公开(公告)日：2003-09-24
申请号：EP01991348.2
申请日：2001-12-21
申请人： Spectrian Corporation
发明人： EISENBERG, John, A. , AVIS, Steve
IPC分类号： H03F3/66 , H03F1/26 , H03F1/00
CPC分类号： H03F1/3235
摘要： A closed loop, active cancellation technique (ACT)-based RF power amplifier linearization architecture injects a pilot tone (via directional coupler (22) at the input of amplifier (20)) as a 'pseudo distortion' signal into signal paths through first and second matched RF amplifiers (20, 80), and a set of power minimization loops are closed around the RF amplifier pair. The power minimizing control loops control a set of vector modulators such that both the injected pilot tone and intermodulation distortion products are canceled, while RF carrier components constructively sum in the composite output of the two RF amplifiers.

83. 发明授权

EP1264395B1 IMPROVED METHOD AND APPARATUS FOR IMPROVING THE EFFICIENCY OF POWER AMPLIFIERS, OPERATING UNDER A LARGE PEAK-TO-AVERAGE RATIO 有权
标题翻译：方法和设备用于增加功率放大器的效率信号，高峰值取平均比率
公开(公告)号：EP1264395B1
公开(公告)日：2003-09-10
申请号：EP01912090.6
申请日：2001-03-08
申请人： Paragon Communications Ltd.
发明人： BAR-DAVID, Israel
IPC分类号： H03F1/00
CPC分类号： H03F1/0288 , H03F1/0222 , H03F1/0244 , H03G3/004 , H03G3/3036 , H04L27/2614 , H04L27/2626
摘要： Method and apparatus for improving the efficiency and the dynamic range of a power amplifier operated with signals having a large peak-to-average ratio. A reference level is determined, above which at least a portion of the magnitude of an input signal being a modulated signal that is input to the power amplifier, or a baseband waveform that is used to generate the modulated signal, is defined as an excess input signal. The magnitude of the input signal is continuously sampled, for detecting an excess input signal. A lower level of operating voltage is supplied to the power amplifier, if no excess input signal is detected. The lower level of operating voltage is sufficient to effectively amplify input signals having a magnitude below the reference level. A higher level of operating voltage is supplied to the power amplifier, whenever an excess input signal is detected. The higher level of operating voltage is sufficient to effectively amplify input signals having a magnitude above the reference level.

84. 发明公开

EP1287611A2 AMPLIFIER CIRCUIT 有权
标题翻译：放大器电路
公开(公告)号：EP1287611A2
公开(公告)日：2003-03-05
申请号：EP01926885.3
申请日：2001-04-11
申请人： Raytheon Company
发明人： ALLEY, Gary, D.
IPC分类号： H03F1/00
CPC分类号： H03F1/0288 , H03F2200/198
摘要： An RF amplifier includes a peak amplifier signal path, a carrier amplifier signal path and a delay line which equalizes the time delay between the peak and carrier amplifier signal paths to provide an amplifier having a relatively high power added efficiency characteristic.
摘要翻译： RF放大器包括峰值放大器信号路径，载波放大器信号路径和延迟线，其均衡峰值与载波放大器信号路径之间的时间延迟，以提供具有相对较高的功率附加效率特性的放大器。

85. 发明授权

EP0777319B1 Operational amplifier having an adjustable frequency compensation 失效
标题翻译：运算放大器具有可控频率补偿
公开(公告)号：EP0777319B1
公开(公告)日：2003-03-05
申请号：EP95830500.5
申请日：1995-11-30
申请人： STMicroelectronics S.r.l.
发明人： Tomasini, Luciano , Castello, Rinaldo , Clerici, Giancarlo , Bietti, Ivan
IPC分类号： H03F1/00 , H03F1/08
CPC分类号： H03F1/086

86. 发明公开

EP1186071A4 DELAY LINE FILTER 审中-公开
标题翻译： VERZÖGERUNGSLEITUNGSFILTER
公开(公告)号：EP1186071A4
公开(公告)日：2002-09-04
申请号：EP00944661
申请日：2000-06-14
申请人： K & L MICROWAVE
发明人： HERSHTIG RAFI , MOORE FREDERIC J
IPC分类号： H01P1/205 , H01P9/00 , H03F1/32 , H03F1/00
CPC分类号： H01P9/00 , H01P1/205 , H03F1/3229 , H03F2200/198
摘要： A delay circuit (28) configured to include a delay compensating circuit (29) coupled in series with an integrated filter circuit (30). The delay compensating circuit (29) comprises a miniaturized 3db quadrature hybrid coupler (40) having first, second, third, and fourth ports, and a first resonator (41) and a second resonator (46) formed from lumped elements, respectively coupled to the second and third ports; and the filter circuit (30) comprises a plurality of lumped elements coupled in series with the delay compensating circuit (29) to one of the first and second ports.
摘要翻译：延迟电路（28）被配置为包括与集成滤波器电路（30）串联耦合的延迟补偿电路（29）。延迟补偿电路（29）包括具有第一，第二，第三和第四端口的小型化3db正交混合耦合器（40），以及由集总元件形成的第一谐振器（41）和第二谐振器（46）第二和第三端口; 并且滤波器电路（30）包括与延迟补偿电路（29）串联耦合到第一和第二端口之一的多个集总元件。

87. 发明公开

EP1196838A2 PROGRAMMABLE LOGIC CONTROLLER METHOD, SYSTEM AND APPARATUS 有权
标题翻译：可编程控制
公开(公告)号：EP1196838A2
公开(公告)日：2002-04-17
申请号：EP00919819.3
申请日：2000-03-30
申请人： Siemens Energy & Automation, Inc.
发明人： BOGGS, Mark, Steven , FULTON, Temple, L. , HAUSMAN, Steve , MCNABB, Gary , MCNUTT, Alan , STIMMEL, Steven, W.
IPC分类号： G06F1/025 , G06F11/00 , H04L1/00 , H03F1/00 , G06F9/40 , G06F13/40
CPC分类号： G06F11/3636 , G05B19/056 , G06F1/025
摘要： A programmable logic controller with enhanced and extended capabilities. A digital input filter implement filters with considerable less logic by simulating the action of a capacitor being driven by a constant current source whose output voltage is sensed by a comparator with a large amount of hysterisis. A pulse catch circuit captures the input pulse even though the update occurs between scan cycles. A pulse output controller includes a hardware pipeline mechanism to allow for smooth, hardware-controlled transitions from wave-form to wave-form. A free port link allows the user to control the port either manually or by operation of a user program. In order to provide higher performance for communication using PPI protocol, the PLC includes a built-in protocol. An n-bit modem protocol ensures data integrity without use of a parity type data integrity system. A hide instruction protects proprietary software by encrypting the sensitive code and decrypting the code during compilation and, thereafter, re-encrypting the code. A system function call allows the user to create and/or download new PLC functions and implement them as PLC operating system functions. An STL status function debugs programs during run-time and while the program is executing. A micro PLC arrangement provides compact size and efficiency.

88. 发明公开

EP1195003A2 DYNAMIC BIAS BOOSTING CIRCUIT FOR A POWER AMPLIFIER 有权
标题翻译：用于功率放大器的动态偏置电路
公开(公告)号：EP1195003A2
公开(公告)日：2002-04-10
申请号：EP01919370.5
申请日：2001-03-07
申请人： Koninklijke Philips Electronics N.V.
发明人： SOWLATI, Tirdad , LUO, Sifen
IPC分类号： H03F1/00
CPC分类号： H03F1/0261
摘要： A power amplifier circuit includes an amplifying transistor and a dc bias circuit for biasing the amplifier transistor to obtain a conduction angle of at least about 180°. The dc bias circuit includes a dynamic bias boosting circuit for increasing the dc bias current provided to the amplifying transistor by the dc bias current in direct proportion to an increase in the input signal provided to the power amplifier. The bias boosting circuit permits the power amplifier circuits to operate in Class B or Class AB with improved power output characteristics and reduced power dissipation at low power levels.
摘要翻译：功率放大器电路包括放大晶体管和用于偏置放大器晶体管以获得至少约180°的导通角的直流偏置电路。直流偏置电路包括一个动态偏置升压电路，用于通过与提供给功率放大器的输入信号的增加成正比的直流偏置电流来增加提供给放大晶体管的直流偏置电流。偏置升压电路允许功率放大器电路以B类或AB类操作，具有改进的功率输出特性和在低功率水平下降低的功耗。

89. 发明授权

EP0926814B1 Feedforward structure with programmable zeros for synthesizing continuous-time filters, delay lines and the like 失效
标题翻译：前馈结构，用于合成连续时间滤波器，延迟线等可编程零
公开(公告)号：EP0926814B1
公开(公告)日：2002-02-20
申请号：EP97830696.7
申请日：1997-12-23
申请人： STMicroelectronics S.r.l.
发明人： Portaluri, Salvatore , Pisati, Valerio
IPC分类号： H03F1/00 , H03H11/04
CPC分类号： H03H11/04

90. 发明公开

EP0913926A1 Integrated power amplifier which allows parallel connections 失效
标题翻译： Integrierter平行体Verbindungen erlaubenderLeistungsverstärker
公开(公告)号：EP0913926A1
公开(公告)日：1999-05-06
申请号：EP97830560.5
申请日：1997-10-31
申请人： STMicroelectronics S.r.l.
发明人： Chiozzi, Giorgio , Tavazzani, Claudio
IPC分类号： H03F1/00 , H03F3/72
CPC分类号： H03F3/72
摘要： An integrated power operational amplifier can alternatively be operated in a master or a slave mode, such that a master amplifier can be connected in parallel with one or more slave amplifiers. This arrangement allows very low impedance loads to be driven, as well the heat dissipation to be distributed over a number of devices, thereby raising the maximum dissipation limits of integrated power systems. In addition, by eliminating the ballast resistors, more power can be delivered by the system, for the same supply voltage, and less power dissipated.
摘要翻译：集成电力运算放大器可替代地以主模式或从模式操作，使得主放大器可以与一个或多个从属放大器并联连接。这种布置允许驱动非常低的阻抗负载，以及散热分布在多个器件上，从而提高集成电力系统的最大耗散极限。此外，通过消除镇流电阻，系统可以提供更多的功率，相同的电源电压和更少的功耗消耗。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式