会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明公开
    • High voltage output stage for driving an electric load
    • 最后一个Versㄧher her her her her chen chen chen chen chen chen chen chen
    • EP0913925A1
    • 1999-05-06
    • EP97830559.7
    • 1997-10-31
    • STMicroelectronics S.r.l.
    • Depetro, RiccardoMartignoni, FabrizioScian, Enrico
    • H03F1/00H03K19/0185
    • H03K19/018585
    • The invention relates to a high-voltage final output stage (1) for driving an electric load, of the type which comprises a complementary pair (3) of transistors connected between first (Vdd) and second (Vss) supply voltage references, and at least one PMOS pull-up transistor (MP1) connected in series with an NMOS pull-down transistor (MN). The stage (1) comprises an additional PMOS transistor (MP2) connected in parallel with the pull-up transistor (MP1) and having the body terminal in common therewith. More particularly, the body terminals of both PMOS transistors (MP1,MP2) are formed in the semiconductor within a common well which can withstand high voltages, and the additional transistor (MP2) is a thick oxide PMOS power transistor.
    • 本发明涉及用于驱动电负载的高压最终输出级(1),其包括连接在第一(Vdd)和第二(Vss)电源电压基准之间的晶体管的互补对(3),并且在 与NMOS下拉晶体管(MN)串联连接的至少一个PMOS上拉晶体管(MP1)。 级(1)包括与上拉晶体管(MP1)并联连接并且与其主体端子共同连接的附加PMOS晶体管(MP2)。 更具体地说,两个PMOS晶体管(MP1,MP2)的主体端子形成在可承受高电压的公共阱内的半导体中,附加晶体管(MP2)是厚氧化物PMOS功率晶体管。
    • 43. 发明公开
    • An amplifier with a low offset
    • EinVerstärkermit Niedrigem Offset
    • EP0786858A1
    • 1997-07-30
    • EP96830035.0
    • 1996-01-26
    • SGS-THOMSON MICROELECTRONICS s.r.l.CO.RI.M.ME. CONSORZIO PER LA RICERCA SULLA MICROELETTRONICA NEL MEZZOGIORNO
    • Alini, RobertoBruccoleri, MelchiorreCosentino, GaetanoPisati, Valerio
    • H03F1/00H03F3/30
    • H03F3/3077
    • The amplifier described has an output stage constituted by an npn transistor (Q1) and a pnp transistor (Q2) in a push-pull arrangement, and a driver stage. The latter comprises a current-mirror circuit having, in its input branch, a pnp transistor (Q3) in series with a first constant-current generator (G1) and, in its output branch, an npn transistor (Q4), and two complementary transistors (Q5 and Q6) of which the collectors are connected together to the output terminal (OUT) and the bases are connected together to the input terminal (IN) of the amplifier. The emitter of the pnp transistor (Q5) of the driver stage is connected to the positive terminal (vdd) of the supply by means of a second constant-current generator (G2) and to the base of the npn transistor (Q1) of the output stage, and the emitter of the npn transistor (Q6) of the driver stage is connected to the negative terminal (gnd) of the supply by means of the npn transistor (Q4) of the output branch of the current-mirror circuit and to the base of the pnp transistor (Q2) of the output stage.
      The amplifier has a very low or zero offset ( Vos = Vout-Vin ).
    • 所描述的放大器具有由推挽装置中的npn晶体管(Q1)和pnp晶体管(Q2)和驱动器级构成的输出级。 后者包括电流镜电路,其在其输入支路中具有与第一恒定电流发生器(G1)串联的pnp晶体管(Q3),并且在其输出支路中具有npn晶体管(Q4)和两个互补的 集电极一起连接到输出端(OUT)的晶体管(Q5和Q6)和基极连接在放大器的输入端(IN)上。 驱动级的pnp晶体管(Q5)的发射极通过第二恒流发生器(G2)连接到电源的正端子(vdd),并连接到电源的npn晶体管(Q1)的基极 输出级,并且驱动级的npn晶体管(Q6)的发射极通过电流镜电路的输出支路的npn晶体管(Q4)连接到电源的负极(gnd),并且 输出级的pnp晶体管(Q2)的基极。 放大器具有非常低或零偏移(Vos = Vout-Vin)。