专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

CN108206681A 并联阻容NPN开关管控制扫频电路无效
公开(公告)号：CN108206681A
公开(公告)日：2018-06-26
申请号：CN201711314387.8
申请日：2017-11-28
申请人：郑州大学
发明人：刘平 , 刘俊杰 , 张长命 , 杨晓楠 , 李长青 , 郭艳华
IPC分类号： H03J7/20
CPC分类号： H03J7/20
摘要：本发明公开了一种并联阻容NPN开关管控制扫频电路，由专用芯片U，电容CT，电阻R1，电阻R2，电容C，开关K组成，所述的电容CT连接在芯片的定时电容端与接地端之间。电阻R1一端接芯片U的定时电阻端，另一端接地。电阻R2一端接芯片U的定时电阻端，另一端接电容C。电容C一端接电阻R2，另一端接地。开关K与电容C并联。本发明能够达到的有益效果是：利用开关管组成的开关电路，可以使芯片输出信号的频率由f1连续扫描到f2。

2. 发明公开

CN117040490A 一种基于扫频模式的自动频率跟踪方法及系统审中-实审
公开(公告)号：CN117040490A
公开(公告)日：2023-11-10
申请号：CN202310870100.9
申请日：2023-07-14
申请人：西安空间无线电技术研究所
发明人：薛沛雯 , 周钦 , 黄惠军 , 方进勇 , 蒙继东 , 李巧 , 袁帅
IPC分类号： H03J7/20
摘要：本发明公开了一种基于扫频模式的自动频率跟踪方法及系统，通过“粗扫+精扫”相结合的方式扫频，首先通过大步进行“粗扫”，“粗扫”是采用相邻频点反射电压求差的方法判断扫频方向，确定一个包含拐点的较小频率范围，在这个频率范围内采用小步进“精扫”，对比每一频点反射电压大小，反射电压最小值对应的频点即为加速管的谐振频点。本发明相较于传统鉴频式自动频率跟踪方法，在保证了扫频精度的基础上，提高了扫频效率，能够快速得出加速管的实际谐振频率。

3. 发明公开

CN108206682A 串联阻容PNP开关管控制扫频电路无效
公开(公告)号：CN108206682A
公开(公告)日：2018-06-26
申请号：CN201711314389.7
申请日：2017-11-28
申请人：郑州大学
发明人：刘平 , 刘俊杰 , 杨晓楠 , 张长命 , 李长青 , 郭艳华
IPC分类号： H03J7/20
CPC分类号： H03J7/20
摘要：本发明公开了一种串联阻容PNP开关管控制扫频电路，由专用芯片U，电容CT，电阻R1，电阻R2，电容C，开关K组成；电容CT连接在芯片的定时电容端与接地之间；开关K的两端并联电阻R1和电容C电阻R2一端接开关K的一端，另一端接地；开关K的另一端和芯片的定时电阻端相连。本发明能够达到的有益效果是：利用开关管组成的开关电路，可以使芯片输出信号的频率由f1连续扫描到f2。

4. 实用新型

CN218734237U 一种用于LoRa基站的上行扫频电路和信号处理装置有权
公开(公告)号：CN218734237U
公开(公告)日：2023-03-24
申请号：CN202221681959.2
申请日：2022-06-30
申请人：天津新智感知科技有限公司
发明人：王卫东 , 曹吉斌 , 伏永勇 , 周文纲 , 祝顺杰 , 舒振杰
IPC分类号： H03J7/20 , H04B1/40
摘要：本实用新型公开了一种用于LoRa基站的上行扫频电路和信号处理装置，包括用于执行上行扫频的扫频电路、用于执行LoRa数据收发的收发电路、用于切换扫频功能和数据收发功能的切换电路、以及用于调节切换电路切换模式的调节电路；所述切换电路的输入端与所述调节电路的输出端连接，切换电路包括第一射频端、第二射频端和天线收发端，所述第一射频端与扫频电路的输入端连接，第二射频端与所述收发电路的收发端连接，天线收发端与天线连接，所述切换电路可切换天线收发端与收发电路和扫频电路的连接，实现射频链路和LoRa数据收发链路独立，扫频链路的宽带可不受数据收发链路宽带的限制实现全频段扫频功能，提高电路可靠性。

5. 发明公开

EP1142112A1 A RECEIVER AND A VARIABLE FREQUENCY SIGNAL GENERATING CIRCUIT FOR THE RECEIVER 有权
标题翻译：接收器和变频信号发生器THEREFOR
公开(公告)号：EP1142112A1
公开(公告)日：2001-10-10
申请号：EP99961251.8
申请日：1999-12-22
申请人： HI-KEY Limited
发明人： LYONS, Patrick John
IPC分类号： H03J7/20 , H03C3/09 , H03B23/00 , E05B49/00
CPC分类号： H03C3/095 , G07C9/00111 , H03B23/00 , H03J1/0091
摘要： A narrow band radio receiver (1) comprises a signal mixer (5) which mixes the received signal with a variable frequency output signal received from a variable frequency signal generating circuit (6). A signal, the frequency of which is the difference between the frequencies of the received signal and the variable frequency output signal is relayed to an intermediate filter (10) which filters out signals of frequencies other than an intermediate frequency, which is similar to the difference frequency. The filtered signal is amplified and demodulated through an amplifier (12), demodulator (14) and is passed through an output circuit (15) where it is read by a microprocessor (16). On the microprocessor (16) determining that the signal is in valid format the signal is outputted through a gate (18). The circuit (6) is in the form of a phase locked loop circuit and a voltage controlled oscillator (23) generates the variable frequency output signal. A phase comparator (25) compares the signal frequency outputted by the voltage controlled oscillator (23) with a constant frequency signal from a signal generator (20) and applies a signal proportional to the phase difference to a control input port (28) of the voltage controlled oscillator (23) through an adder (30). A first switch (SW1) breaks the feedback loop (27) when the circuit has locked-up and a capacitive circuit (36) retains the DC voltage on pin (1) of the adder (30) at the locked-up voltage. The microprocessor (16) through a digital to analogue converter (32) applies a stepped staircase voltage to a pin (2) of the adder (30) which is added to the locked-up voltage which in turn causes the voltage controlled oscillator (23) to sweep the frequency of the variable frequency output signal through incremental frequency steps in a staircase fashion.

6. 发明申请

WO2017077593A1 放送受信機审中-公开
标题翻译：广播接收器
公开(公告)号：WO2017077593A1
公开(公告)日：2017-05-11
申请号：PCT/JP2015/081013
申请日：2015-11-04
申请人：三菱電機株式会社
发明人：松本　秀樹
IPC分类号： H04B1/16 , H03J7/20
CPC分类号： H03J7/20 , H04B1/16
摘要：チューナ制御部（４０）は、９ｋＨｚの受信ステップと１０ｋＨｚの受信ステップとで交互に受信周波数を順にチューナ回路（３）に設定する。受信可否判定部（４１）は、受信周波数の放送が受信可能であるか否かを判定する。受信ステップ決定部（４２）は、受信可否判定部（４１）の判定結果に基づいて、９ｋＨｚの受信ステップと１０ｋＨｚの受信ステップのうちから、ＡＭラジオ放送の受信ステップを決定する。
摘要翻译：调谐器控制单元（40）在9kHz的接收步骤和10kHz的接收步骤中依次交替地将接收频率设置到调谐器电路（3）。接收可否判断单元（41）判断是否可以接收到接收频率的广播。基于接收允许/禁止确定单元（41）的确定结果，接收步骤确定单元（42）从9kHz的接收步骤和10kHz的接收步骤确定AM无线电广播的接收步骤。

7. 发明申请

WO00038320A1 A RECEIVER AND A VARIABLE FREQUENCY SIGNAL GENERATING CIRCUIT FOR THE RECEIVER 审中-公开
标题翻译：接收机和接收机的可变频率信号发生电路
公开(公告)号：WO00038320A1
公开(公告)日：2000-06-29
申请号：PCT/IE1999/000142
申请日：1999-12-22
IPC分类号： G07C9/00 , H03B23/00 , H03C3/09 , H03D7/16 , H03J1/00 , H04B1/06 , H04B1/12 , H04B1/38 , H04L7/00 , H03J7/20 , E05B49/00
CPC分类号： H03C3/095 , G07C9/00111 , H03B23/00 , H03J1/0091
摘要： A narrow band radio receiver (1) comprises a signal mixer (5) which mixes the received signal with a variable frequency output signal received from a variable frequency signal generating circuit (6). A signal, the frequency of which is the difference between the frequencies of the received signal and the variable frequency output signal is relayed to an intermediate filter (10) which filters out signals of frequencies other than an intermediate frequency, which is similar to the difference frequency. The filtered signal is amplified and demodulated through an amplifier (12), demodulator (14) and is passed through an output circuit (15) where it is read by a microprocessor (16). On the microprocessor (16) determining that the signal is in valid format the signal is outputted through a gate (18). The circuit (6) is in the form of a phase locked loop circuit and a voltage controlled oscillator (23) generates the variable frequency output signal. A phase comparator (25) compares the signal frequency outputted by the voltage controlled oscillator (23) with a constant frequency signal from a signal generator (20) and applies a signal proportional to the phase difference to a control input port (28) of the voltage controlled oscillator (23) through an adder (30). A first switch (SW1) breaks the feedback loop (27) when the circuit has locked-up and a capacitive circuit (36) retains the DC voltage on pin (1) of the adder (30) at the locked-up voltage. The microprocessor (16) through a digital to analogue converter (32) applies a stepped staircase voltage to a pin (2) of the adder (30) which is added to the locked-up voltage which in turn causes the voltage controlled oscillator (23) to sweep the frequency of the variable frequency output signal through incremental frequency steps in a staircase fashion.
摘要翻译：窄带无线电接收机（1）包括信号混合器（5），其将接收的信号与从可变频率信号发生电路（6）接收的可变频率输出信号混合。其频率为接收信号的频率与可变频率输出信号的频率之间的信号被中继到中间滤波器（10），滤波器（10）滤除除中间频率以外的频率的信号，其中差分频率。滤波后的信号通过放大器（12），解调器（14）进行放大和解调，并通过输出电路（15），由微处理器（16）读取。在微处理器（16）上确定信号是有效的格式，信号通过门（18）输出。电路（6）是锁相环电路的形式，压控振荡器（23）产生可变频率输出信号。相位比较器（25）将由压控振荡器（23）输出的信号频率与来自信号发生器（20）的恒定频率信号进行比较，并将与该相位差成比例的信号施加到控制输入端口（28）压控振荡器（23）通过加法器（30）。当电路锁定时，第一开关（SW1）断开反馈环路（27），并且电容电路（36）将加法器（30）的引脚（1）上的DC电压保持在锁定电压。通过数模转换器（32）的微处理器（16）向加法器（30）的引脚（2）施加阶梯式阶梯电压，加法器（30）被加到锁定电压，而锁定电压又导致压控振荡器）以逐级方式通过增量频率步长扫描可变频率输出信号的频率。

8. 发明申请

WO98033319A1 TELEVISION RECEIVER 审中-公开
标题翻译：电视接收机
公开(公告)号：WO98033319A1
公开(公告)日：1998-07-30
申请号：PCT/JP1998/000285
申请日：1998-01-22
IPC分类号： G06F3/14 , G06F3/048 , H03J5/02 , H03J7/20 , H04N5/44 , H04N5/50 , H04N17/04
CPC分类号： H04N17/04 , H04N5/50 , H04N21/4856
摘要： An automatic preset mode is to be automatically executed when a television receiver is purchased, a power source is plugged in, and the power is turned on. Also, various information is to be displayed by OSD (on-screen display) during operation or on completion of operation of the television receiver, so as to allow a user to visually check the operating state. Therefore, when a power supply plug socket (17) is inserted and then a power supply switch of a power supply circuit (16) is turned on, the channel of broadcast allocated to a specified station is detected by a synchronizing signal and an AFT voltage, thus automatically presetting a non-volatile memory (10). During the preset operation, a message indicating that it is now in operation and a message indicating the operating state are displayed on a CRT (3). On completion of all the preset operation, a message of operation completion is displayed.
摘要翻译：当购买电视接收机，插入电源并接通电源时，将自动执行自动预设模式。此外，在操作期间或完成电视接收机的操作时，通过OSD（屏幕显示）显示各种信息，以允许用户目视检查操作状态。因此，当插入电源插座（17），然后电源电路（16）的电源开关接通时，分配给指定站的广播信道由同步信号和AFT电压，从而自动预设非易失性存储器（10）。在预设操作期间，在CRT（3）上显示指示其正在运行的消息和指示操作状态的消息。完成所有预设操作后，显示操作完成信息。

9. 发明申请

WO2008115680A1 INTELLIGENT SCANNING SYSTEM AND METHOD FOR WALKIE-TALKIE DEVICES 审中-公开
标题翻译：智能扫描系统和WALKIE-TALKIE设备的方法
公开(公告)号：WO2008115680A1
公开(公告)日：2008-09-25
申请号：PCT/US2008/055412
申请日：2008-02-29
申请人： SYMBOL TECHNOLOGIES, INC. , BINOWSKI, Gary , BOOTH, Edwin , DU HART IV, John H. , FAITH, Michael , HAGANS, Michael N. , MOSKALUK, Edward , PAULUS, Stephen F. , SCHLUETER, Kelly
发明人： BINOWSKI, Gary , BOOTH, Edwin , DU HART IV, John H. , FAITH, Michael , HAGANS, Michael N. , MOSKALUK, Edward , PAULUS, Stephen F. , SCHLUETER, Kelly
IPC分类号： H03J7/20
CPC分类号： H03J7/20 , H03J1/0091
摘要： A method and system for scanning channels in a network for incoming audio transmissions. A device enters an intelligent scanning mode, which initiates an automatic scanning of predefined channels for incoming audio transmissions. Upon detection, the device tunes to the channel of the incoming audio transmission while continually searching channels of a higher priority for incoming audio transmissions of a higher priority. A device enters a single channel mode to send an outgoing transmission, which automatically reverts the device to the channel of the last incoming audio transmission.
摘要翻译：一种用于扫描网络中用于输入音频传输的信道的方法和系统。设备进入智能扫描模式，其启动对输入音频传输的预定义信道的自动扫描。在检测到时，设备调谐到输入音频传输的信道，同时持续搜索具有较高优先级的输入音频传输的较高优先级的信道。设备进入单信道模式以发送传出传输，其自动将设备恢复到最后传入音频传输的信道。

10. 发明授权

EP0024763B1 Converter circuit for television signals 失效
标题翻译：电视信号转换电路
公开(公告)号：EP0024763B1
公开(公告)日：1984-06-06
申请号：EP80200777.3
申请日：1980-08-19
申请人： Philips Electronics N.V.
发明人： van de Grijp, Abram
IPC分类号： H03D7/16 , H03J7/20 , H04N7/04
CPC分类号： H03D7/163 , H03J7/20

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式