专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06433445B1 Active mating connector 失效
标题翻译：主动配对连接器
公开(公告)号：US06433445B1
公开(公告)日：2002-08-13
申请号：US09478595
申请日：2000-01-06
申请人： Steven Ahladas , Robert Mullady
发明人： Steven Ahladas , Robert Mullady
IPC分类号： H01J1300
CPC分类号： H01R13/703 , H01R13/641 , H01R13/717 , H01R13/7175 , H01R2201/06 , Y10T307/773
摘要： A completely passive and self-contained solid-state circuit interrupter for removing DC power while mating and unmating connectors is integrated into a connector housing. An electronic mechanism is employed to de-energize the power contacts while the mating connectors are more than a predetermined distance apart.
摘要翻译：一个完全无源和独立的固态电路断路器，用于在配合和拆卸连接器的同时去除直流电源，并将其集成到连接器外壳中。当配合连接器间隔超过预定距离时，使用电子机构去除电源触点。

2. 发明授权

US06205496B1 Device and method for continuously polling for communication bus type termination 失效
标题翻译：用于连续轮询通信总线类型终止的装置和方法
公开(公告)号：US06205496B1
公开(公告)日：2001-03-20
申请号：US09313583
申请日：1999-05-18
申请人： Grant W. Dearden , Jon B. Newman , William P. Baker
发明人： Grant W. Dearden , Jon B. Newman , William P. Baker
IPC分类号： H01J1300
CPC分类号： G06F13/4086
摘要： Method and apparatus are disclosed for repeatedly monitoring the communication bus type and concurrently monitoring to determine if termination of the communication bus is necessary. The method comprises the steps of initializing several communication lines to logical high; determining based on the value of the input lines whether the communication bus is a parallel bus or SCSI bus; if the bus is SCSI bus, sending a low signal followed by a high signal across the output of one of the communication lines; sensing whether the communication line follows the biasing; if the output communication line follows the biasing, terminating the communication bus; if the output communication line does not follow the biasing, not terminating the communication bus. The apparatus comprises eight communication lines of the communication bus and a microprocessor electrically connected to the communication bus for stimulating and monitoring the eight communication lines in accordance with the above method.
摘要翻译：公开了用于重复监视通信总线类型并同时监视以确定通信总线的终止是否需要的方法和装置。该方法包括将几条通信线初始化为逻辑高的步骤; 基于输入线的值来确定通信总线是并行总线还是SCSI总线; 如果总线是SCSI总线，则在一条通信线路的输出端发送低信号，然后发送高信号; 检测通信线路是否跟随偏置; 如果输出通信线路跟随偏置，则终止通信总线; 如果输出通信线路不遵循偏置，则不终止通信总线。该装置包括通信总线的八条通信线路和与通信总线电连接的微处理器，用于根据上述方法刺激和监视八条通信线路。

3. 发明授权

US06192435B1 Apparatus for allowing smooth hot insertion and removal of a peripheral by gradually applying and removing power to the peripheral 失效
标题翻译：用于通过逐渐施加和去除外围设备的电力来允许平滑地热插入和移除外围设备的装置
公开(公告)号：US06192435B1
公开(公告)日：2001-02-20
申请号：US09028537
申请日：1998-02-24
申请人： Akira Takahashi
发明人： Akira Takahashi
IPC分类号： H01J1300
CPC分类号： G06F13/4081 , Y02D10/14 , Y02D10/151
摘要： An interface between a main computer 20 and a peripheral unit 30 allows connection/disconnection of the peripheral unit to and from the main computer during the operation of the main computer, while achieving reduction of fluctuation in the source voltage caused by hot line connection/disconnection, as well as a reduction of the circuit size. The interface includes a connector having long terminal pairs and short terminal pairs, by which the peripheral unit 30 is connected to the main computer 20. The peripheral unit 30 contains a delay circuit comprised of a FET 10 for controlling ON/OFF operation of the electric current path, a capacitor C1, and resistors R1 and R2. The signal path containing R1 and R2 forms a closed loop only when the peripheral unit is completely inserted into the main computer. During the insertion, the long terminal pairs are first connected, which is followed by connection of the short terminal pair. After the connection of the short terminal pair, C1 is charged and the FET 10 is gradually switched ON. During the extraction of the peripheral unit, C1 starts being discharged after disconnection of the short terminal pair and the FET 10 is gradually turned OFF. As a result, electric current supply is varied smoothly. In another embodiment a movable element for securing and releasing the peripheral unit from connection with the main unit closes and opens a switch in the current path between the delay circuit and the main unit.
摘要翻译：主计算机20和外围单元30之间的接口允许在主计算机的操作期间外围单元与主计算机的连接/断开，同时实现由热线连接/断开引起的源电压波动的减少，以及电路尺寸的减小。该接口包括具有长端子对和短端子对的连接器，外围单元30通过该连接器连接到主计算机20.外围单元30包含延迟电路，该延迟电路包括用于控制电气的ON / OFF操作的FET 10 电流路径，电容器C1和电阻器R1和R2。只有外围单元完全插入主计算机时，包含R1和R2的信号路径才会形成闭环。在插入期间，首先连接长端子对，然后连接短端子对。在短端子对的连接之后，C1被充电并且FET 10逐渐接通。在外围单元的提取期间，在断开短路端子对之后，C1开始放电，并且FET10逐渐断开。结果，电流供应变化平滑。在另一个实施例中，用于固定和释放外围单元与主单元连接的可移动元件关闭并打开延迟电路和主单元之间的电流路径中的开关。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式