专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5339436A Method of implementing a relocated compiled library program with an interpreter to control a manufacturing line 失效
标题翻译：使用解释器实现重新编译的库程序的方法来控制生产线
公开(公告)号：US5339436A
公开(公告)日：1994-08-16
申请号：US7010
申请日：1993-01-21
申请人： Hirokazu Tairaku , Kenichi Inoue , Chiaki Ito , Kenji Takimoto , Shigetoshi Tanido
发明人： Hirokazu Tairaku , Kenichi Inoue , Chiaki Ito , Kenji Takimoto , Shigetoshi Tanido
IPC分类号： G05B19/414 , G05B19/418 , G06F9/445 , G06F9/45
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G06F9/45508 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , Y02P90/06 , Y02P90/14
摘要： Another object is to enable different types of control instructions to coexist, wherein an address converter table is used to rapidly shift addresses in a memory without adversely affecting other operations. A method of controlling a manufacturing line using a central processing unit, wherein the various addresses in a memory are rapidly shifted using an address converter table so that different types of control instructions, such as compiler and interpreter languages, can coexist without any adverse affects. The method enables utilization of a high speed CPU and low speed I/O devices.
摘要翻译：另一个目的是使得不同类型的控制指令能够共存，其中地址转换器表用于快速地移动存储器中的地址而不会不利地影响其他操作。一种使用中央处理单元控制生产线的方法，其中存储器中的各种地址使用地址转换器表快速移位，使得诸如编译器和解释器语言的不同类型的控制指令可以共存而没有任何不利影响。该方法可以利用高速CPU和低速I / O设备。

2. 发明授权

US5175864A Central processing unit in a computer system for controlling a manufacturing line 失效
标题翻译：用于控制生产线的计算机系统中的中央处理单元
公开(公告)号：US5175864A
公开(公告)日：1992-12-29
申请号：US572899
申请日：1990-08-24
申请人： Hirokazu Tairaku , Kenichi Inoue , Chiaki Ito , Kenji Takimoto , Shigetoshi Tanido
发明人： Hirokazu Tairaku , Kenichi Inoue , Chiaki Ito , Kenji Takimoto , Shigetoshi Tanido
IPC分类号： G05B19/414 , G05B19/418 , G06F9/445 , G06F9/45
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G06F9/45508 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , Y02P90/06 , Y02P90/14
摘要： In a line computer used for controlling a manufacturing line control system, in which a high speed CPU and low speed I/O devices are used, optimum bus timing for signal transmission is generated, which has sufficient time margin to adjust any speed differences between the high speed CPU and the low speed I/O devices. Also, the function of a calender clock is improved so that accurate timing is generated. Furthermore, the display memory in a CRT displaying controller is used effectively so that the number of memory elements is reduced. Moreover, the connection system between the CPU board and the I/O boards or floppy disk drives is improved so that abnormality of the peripheral equipment does not extend to the CPU board. Also, in the invention, a compiler type language, such as the C language, can coexist with an interprepter type language, such as the BASIC language.

3. 发明公开

EP0645685A2 Method of controlling a line computer for implementing a relocated compiled library program 失效
标题翻译：用于控制计算机来进行，并线Relokierung从数据存储收集转换的程序方法。
公开(公告)号：EP0645685A2
公开(公告)日：1995-03-29
申请号：EP94117872.5
申请日：1990-08-14
申请人： Yokogawa Electric Corporation
发明人： Tairaku, Hirokazu , Inoue, Kenichi , Ito, Chiaki , Takimoto, Kenji , Tanido, Shigetoshi
IPC分类号： G05B19/417 , G06F9/45 , G06F9/445
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14
摘要： The present invention relates to a method of controlling a line computer for implementing a relocated compiled library program (C library) with an interpreter type language program (BASIC interpreter BSI) to control a line computer. In this method, in a user area (A) of a main memory (MM) BASIC middle word area (A1) is set in order to store the middle word of said interpreter type language program (BASIC interpreter BSI), and a main processor (102) executes separately, said compiled library (C library) and said middle word of the interpreter type language program (BASIC interpreter BSI). In the C library area (A2) in said user area (A) said compiled library program (C library) is stored, wherein (a) adapting steps are set at an adapter area (A21), which is at the top of said C library area (A2), in which respective arguments in said interpreter type language (BASIC interpreter BSI) are stored, and which call main function in said compiled library program (C library), (b) a data area (A25) is set at the rear of said C library area (A2), which stores the initial data of static variable to be used in the execution of the main function in said compiled library program (C library), and (c) an address converting table (A26) is set at the final portion of the main function. Further, a relative address (X) between the top address of said compiled library program (C library) and the position dependent code address, and relative address (Y) between the top address of said compiled library address and the branch destination address indicated in said position dependent code, are set as a pair. When said system starts and said interpreter type language program (BASIC interpreter BSI) is executed, (a) said initial data in said data area (A25) is copied into said main function in said compiled library program (C library), (b) said branch destination address in said main function in said compiled library program (C library) is changed, by use of said address converting table (A26), in compliance with said top address of said C library area (A2), and (c) when said compiled library program (C library) is called as a subroutine, said adapting steps start and said main function in said compiled library program (C library) is executed after the arguments in said interpreter language type program (BASIC interpreter) being piled in a stack in said main processor (102).
摘要翻译：本发明涉及一种控制在解释型语言程序（BASIC解释器BSI）与实现一个重新定位编译库程序（C库）来控制一个行计算机的线计算机的方法。在该方法中，在用户区中的主存储器的（A）（mm）基本中间字区域（A1），以存储所述解释型语言程序（BASIC解释器BSI）的中间字，和一个主处理器被设置（102）单独地执行，所述编译的库（C库）和解释型语言程序的所述中间字（BASIC解释BSI）。在C库区域（A2）在所述用户区域（a）所述的编译库程序（C库）被存储，worin（一）调整步骤在适配器区域设定为（A21），所有这些是在所述C的顶库区域（A2），在说解释型语言（BASIC解释器BSI）哪些respectivement参数存储，并且该呼叫在所述编译后的库程序（C库）的主要功能，（b）中的数据区域（A25）被设定为所述C库区域的后部（A2），其存储静态变量的初始数据，以在所述编译后的库程序（C库），和（c）到地址变换表中的主要功能的执行中使用（A26）被设置在所述主功能的最后部分。此外，所述编译库程序（C库）的说的顶部地址之间的顶地址和与位置相关的代码的地址和相对地址（Y）之间的相对地址（X）编译的库地址和在所指示的分支目的地地址所述位置相关的代码，被设置为一对。当所述系统开始和Said解释型语言程序（BASIC解释器BSI）被执行时，（a）所述在所述数据区的初始数据（A25）被复制到所述mainFunction在所述编译后的程序库（C库），（b）中在所说mainFunction在所述编译后的程序库（C库）分支目的地地址被改变时，通过使用所述地址转换表（A26）的，符合所述C库区域的所述顶部地址（A2），以及（c）当所述编译库程序（C库）被称为子例程，所述适配步骤开始和Said mainFunction在所述编译后的程序库（C库）保持在所述解释器languageType程序（BASIC解释器）的参数后，执行在被堆积在所述主处理器的堆叠（102）。

4. 发明公开

EP0416331A3 Line computer 失效
标题翻译：线计算机
公开(公告)号：EP0416331A3
公开(公告)日：1991-07-03
申请号：EP90115578.8
申请日：1990-08-14
申请人： Yokogawa Electric Corporation
发明人： Tairaku, Hirokazu , Inoue, Kenichi , Ito, Chiaki , Takimoto, Kenji , Tanido, Shigetoshi
IPC分类号： G05B19/418
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14
摘要： In a line computer used for controlling a manufacturing line control system, in which a high speed CPU and low speed I/O devices are used, optimum bus timing for signal transmission can be generated, which has enough time margin to adjust speed difference between the high speed CPU and the low speed I/O devices. Further, function of a calendar clock is improved so that the accurate time can be generated. Furthermore, display memory in a CRT displaying controller is used effectively so that the number of memory elements can be reduced. Still furthermore, connection system between the CPU board and I/O boards or floppy disk drives is improved so that abnormality of the peripheral equipments does not expand to the CPU board. Still furthermore, in this invention, compiler type language such as C language can coexist with interpreter type language such as BASIC language.

5. 发明公开

EP0645685A3 Method of controlling a line computer for implementing a relocated compiled library program 失效
标题翻译：用于控制计算机来进行，并线Relokierung从数据存储收集转换的程序方法。
公开(公告)号：EP0645685A3
公开(公告)日：1995-11-02
申请号：EP94117872.5
申请日：1990-08-14
申请人： Yokogawa Electric Corporation
发明人： Tairaku, Hirokazu , Inoue, Kenichi , Ito, Chiaki , Takimoto, Kenji , Tanido, Shigetoshi
IPC分类号： G05B19/417 , G06F9/45 , G06F9/445
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14
摘要： The present invention relates to a method of controlling a line computer for implementing a relocated compiled library program (C library) with an interpreter type language program (BASIC interpreter BSI) to control a line computer. In this method, in a user area (A) of a main memory (MM) BASIC middle word area (A1) is set in order to store the middle word of said interpreter type language program (BASIC interpreter BSI), and a main processor (102) executes separately, said compiled library (C library) and said middle word of the interpreter type language program (BASIC interpreter BSI). In the C library area (A2) in said user area (A) said compiled library program (C library) is stored, wherein (a) adapting steps are set at an adapter area (A21), which is at the top of said C library area (A2), in which respective arguments in said interpreter type language (BASIC interpreter BSI) are stored, and which call main function in said compiled library program (C library), (b) a data area (A25) is set at the rear of said C library area (A2), which stores the initial data of static variable to be used in the execution of the main function in said compiled library program (C library), and (c) an address converting table (A26) is set at the final portion of the main function. Further, a relative address (X) between the top address of said compiled library program (C library) and the position dependent code address, and relative address (Y) between the top address of said compiled library address and the branch destination address indicated in said position dependent code, are set as a pair. When said system starts and said interpreter type language program (BASIC interpreter BSI) is executed, (a) said initial data in said data area (A25) is copied into said main function in said compiled library program (C library), (b) said branch destination address in said main function in said compiled library program (C library) is changed, by use of said address converting table (A26), in compliance with said top address of said C library area (A2), and (c) when said compiled library program (C library) is called as a subroutine, said adapting steps start and said main function in said compiled library program (C library) is executed after the arguments in said interpreter language type program (BASIC interpreter) being piled in a stack in said main processor (102).

6. 发明授权

EP0416331B1 Line computer 失效
标题翻译：线电脑。
公开(公告)号：EP0416331B1
公开(公告)日：1995-05-17
申请号：EP90115578.8
申请日：1990-08-14
申请人： Yokogawa Electric Corporation
发明人： Tairaku, Hirokazu , Inoue, Kenichi , Ito, Chiaki , Takimoto, Kenji , Tanido, Shigetoshi
IPC分类号： G05B19/418
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14

7. 发明公开

EP0416331A2 Line computer 失效
标题翻译：线电脑。
公开(公告)号：EP0416331A2
公开(公告)日：1991-03-13
申请号：EP90115578.8
申请日：1990-08-14
申请人： Yokogawa Electric Corporation
发明人： Tairaku, Hirokazu , Inoue, Kenichi , Ito, Chiaki , Takimoto, Kenji , Tanido, Shigetoshi
IPC分类号： G05B19/418
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14
摘要： In a line computer used for controlling a manufacturing line control system, in which a high speed CPU and low speed I/O devices are used, optimum bus timing for signal transmission can be generated, which has enough time margin to adjust speed difference between the high speed CPU and the low speed I/O devices. Further, function of a calendar clock is improved so that the accurate time can be generated. Furthermore, display memory in a CRT displaying controller is used effectively so that the number of memory elements can be reduced. Still furthermore, connection system between the CPU board and I/O boards or floppy disk drives is improved so that abnormality of the peripheral equipments does not expand to the CPU board. Still furthermore, in this invention, compiler type language such as C language can coexist with interpreter type language such as BASIC language.
摘要翻译：在用于控制使用高速CPU和低速I / O装置的制造线控制系统的线路计算机中，可以产生用于信号传输的最佳总线定时，其具有足够的时间裕度来调整速度差高速CPU和低速I / O设备。此外，提高了日历时钟的功能，从而可以产生准确的时间。此外，有效地使用CRT显示控制器中的显示存储器，从而可以减少存储器元件的数量。此外，CPU板和I / O板或软盘驱动器之间的连接系统得到改善，使得外围设备的异常不会扩展到CPU板。此外，在本发明中，诸如C语言的编译器语言可以与诸如BASIC语言的解释器类型语言共存。

8. 发明授权

KR1019930009638B1 라인 컴퓨터(Line Computer) 失效
标题翻译：线路计算机
公开(公告)号：KR1019930009638B1
公开(公告)日：1993-10-08
申请号：KR1019900013835
申请日：1990-08-31
申请人： 요코가와 덴키 가부시키가이샤
发明人： 타이라쿠히로카즈 , 이노우에킨이치 , 이토오치아키_ , 타키모토켄지 , 타니도시게토시
IPC分类号： G06F17/00
CPC分类号： G06F9/44521 , G05B19/4142 , G05B19/4181 , G05B2219/33085 , G05B2219/33087 , G05B2219/33162 , G05B2219/33164 , G05B2219/33169 , G05B2219/33226 , G05B2219/33323 , G05B2219/34356 , G05B2219/34421 , G05B2219/34453 , G05B2219/35547 , G05B2219/36031 , G05B2219/36112 , G05B2219/36371 , G06F9/45508 , Y02P90/06 , Y02P90/14
摘要： 내용 없음.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式