专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08028101B2 Systems and methods for controlling HDA system capabilities 有权
标题翻译：用于控制HDA系统功能的系统和方法
公开(公告)号：US08028101B2
公开(公告)日：2011-09-27
申请号：US12202361
申请日：2008-09-01
申请人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard Spina
发明人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard Spina
IPC分类号： G06F3/00
CPC分类号： G06F3/162 , G06F21/84
摘要： Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.
摘要翻译：用于控制高清晰度音频（HDA）系统的能力的系统和方法，其中系统确定诸如插件卡的可选组件是否连接到系统，然后如果可选组件是如果可选组件连接，则不连接或将其自身配置为不同的替代配置。在一个实施例中，系统的编解码器包括可编程处理器，其被配置为读取配置授权信息，并且如果连接到系统则从可选组件读取配置信息。处理器还根据授权和配置信息控制HDA系统的配置和编解码器的操作。因此，该系统可以使用相同的硬件来提供不同的特征和功能。

2. 发明申请

US20090063720A1 Systems and Methods for Controlling HDA System Capabilities 有权
标题翻译：用于控制HDA系统功能的系统和方法
公开(公告)号：US20090063720A1
公开(公告)日：2009-03-05
申请号：US12202361
申请日：2008-09-01
申请人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard Spina
发明人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard Spina
IPC分类号： H03F21/00 , G06F3/00
CPC分类号： G06F3/162 , G06F21/84
摘要： Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.
摘要翻译：用于控制高清晰度音频（HDA）系统的能力的系统和方法，其中系统确定诸如插件卡的可选组件是否连接到系统，然后如果可选组件是如果可选组件连接，则不连接或将其自身配置为不同的替代配置。在一个实施例中，系统的编解码器包括可编程处理器，其被配置为读取配置授权信息，并且如果连接到系统则从可选组件读取配置信息。处理器还根据授权和配置信息控制HDA系统的配置和编解码器的操作。因此，该系统可以使用相同的硬件来提供不同的特征和功能。

3. 发明授权

US08214543B2 Systems and methods for controlling HDA system capabilities 有权
标题翻译：用于控制HDA系统功能的系统和方法
公开(公告)号：US08214543B2
公开(公告)日：2012-07-03
申请号：US13218305
申请日：2011-08-25
申请人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
发明人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
IPC分类号： G06F3/00
CPC分类号： G06F3/162 , G06F21/84
摘要： Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.
摘要翻译：用于控制高清晰度音频（HDA）系统的能力的系统和方法，其中系统确定诸如插件卡的可选组件是否连接到系统，然后如果可选组件是如果可选组件连接，则不连接或将其自身配置为不同的替代配置。在一个实施例中，系统的编解码器包括可编程处理器，其被配置为读取配置授权信息，并且如果连接到系统则从可选组件读取配置信息。处理器还根据授权和配置信息控制HDA系统的配置和编解码器的操作。因此，该系统可以使用相同的硬件来提供不同的特征和功能。

4. 发明申请

US20110305354A1 SYSTEMS AND METHODS FOR CONTROLLING HDA SYSTEM CAPABILITIES 有权
标题翻译：用于控制HDA系统能力的系统和方法
公开(公告)号：US20110305354A1
公开(公告)日：2011-12-15
申请号：US13218305
申请日：2011-08-25
申请人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
发明人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
IPC分类号： H03F99/00
CPC分类号： G06F3/162 , G06F21/84
摘要： Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.
摘要翻译：用于控制高清晰度音频（HDA）系统的能力的系统和方法，其中系统确定诸如插件卡的可选组件是否连接到系统，然后如果可选组件是如果可选组件连接，则不连接或将其自身配置为不同的替代配置。在一个实施例中，系统的编解码器包括可编程处理器，其被配置为读取配置授权信息，并且如果连接到系统则从可选组件读取配置信息。处理器还根据授权和配置信息控制HDA系统的配置和编解码器的操作。因此，该系统可以使用相同的硬件来提供不同的特征和功能。

5. 发明授权

US08224469B2 Systems and methods for controlling audio volume in the processor of a high definition audio codec 失效
标题翻译：用于控制高分辨率音频编解码器处理器中音频音量的系统和方法
公开(公告)号：US08224469B2
公开(公告)日：2012-07-17
申请号：US12202355
申请日：2008-09-01
申请人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
发明人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
IPC分类号： G06F17/00 , G06F9/30 , G06F9/40 , H03G3/00
CPC分类号： H03G3/3089 , G06F3/16 , G10L15/26 , G11B20/10527 , G11B2020/10574 , H03F3/217
摘要： Systems and methods for controlling the audio volume of an audio signal in an HDA codec having a programmable processor such as a DSP, wherein the codec receives digital audio signals and audio volume control verbs over an HDA bus, and the audio volume levels associated with the audio volume control verbs are used by the processor in the generation pulse width modulated (PWM) output signals, thereby controlling the audio volume levels of the output signals. The processor may be configured to adjust non-volume parameters such as PWM deadtime, in addition to adjusting audio volume, based on the audio volume levels. The codec may be implemented in a PC or other system that implements an HDA system that includes the HDA bus and HDA codec.
摘要翻译：用于控制具有诸如DSP的可编程处理器的HDA编解码器中的音频信号的音频音量的系统和方法，其中编解码器通过HDA总线接收数字音频信号和音频音量控制动词，以及与音频音量控制动词由处理器在生成脉宽调制（PWM）输出信号中使用，从而控制输出信号的音频音量。除了根据音频音量水平调整音频音量之外，处理器可以被配置为调整诸如PWM死时间之类的非体积参数。编解码器可以在实现包括HDA总线和HDA编解码器的HDA系统的PC或其他系统中实现。

6. 发明授权

US07929718B1 Systems and methods for switching and mixing signals in a multi-channel amplifier 有权
标题翻译：用于在多通道放大器中切换和混合信号的系统和方法
公开(公告)号：US07929718B1
公开(公告)日：2011-04-19
申请号：US10843852
申请日：2004-05-12
申请人： Douglas D. Gephardt , Jack B. Andersen , Larry E. Hand
发明人： Douglas D. Gephardt , Jack B. Andersen , Larry E. Hand
IPC分类号： H03F99/00 , H02B1/00 , H04R29/00 , G06F17/00
CPC分类号： H03F3/68 , H03F3/217
摘要： Systems and methods for scaling the number of output channels that can be provided in an audio amplification system. In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips that are interconnected to enable synchronization and transfer of digital audio data from one chip to another. Input audio signals received by each of the channels are processed by sample rate converters to generate internal audio signals that have a predetermined sample rate and format. Each of the channels is synchronized so that the internal audio signal of each channel can be processed and output by any of the other channels. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between them. Each input audio signal can be mapped to any of the outputs and can be mixed with other input signals.
摘要翻译：用于缩放可在音频放大系统中提供的输出通道数量的系统和方法。在一个实施例中，数字脉宽调制（PWM）放大系统包括互连的多个四通道PWM控制器芯片，以实现数字音频数据从一个芯片到另一个芯片的同步和传输。由每个通道接收的输入音频信号由采样率转换器处理以产生具有预定采样率和格式的内部音频信号。每个通道被同步，使得每个通道的内部音频信号可以被任何其他通道处理和输出。 PWM控制器芯片通过高速互连连接，可以在它们之间传输数据。每个输入音频信号可以映射到任何一个输出，并且可以与其他输入信号混合。

7. 发明申请

US20090063828A1 Systems and Methods for Communication between a PC Application and the DSP in a HDA Audio Codec 审中-公开
标题翻译： PC应用程序与HDA音频编解码器中的DSP之间的通信系统和方法
公开(公告)号：US20090063828A1
公开(公告)日：2009-03-05
申请号：US12202356
申请日：2008-09-01
申请人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
发明人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
IPC分类号： G06F9/315
CPC分类号： G06F3/162
摘要： Systems and methods implemented in a PC for enabling communication between an application executing on the CPU and a DSP that is incorporated into a codec in the High Definition Audio (HDA) system, wherein the communication is carried out via the HDA bus. In one embodiment, an HDA codec includes one or more conventional HDA widgets coupled to a programmable processor such as a DSP. The codec includes a set of registers that are configured to store HDA verbs and data transmitted via the HDA bus. The programmable processor is configured to identify verbs that indicate associated information is a communication from an application executing on the CPU, read the associated information, and process the information according to the associated verbs. The information may be program instructions, parametric data, requests for information, etc.
摘要翻译：在PC中实现的用于实现在CPU上执行的应用程序与被并入高清晰度音频（HDA）系统中的编解码器的DSP之间的通信的系统和方法，其中通过HDA总线进行通信。在一个实施例中，HDA编解码器包括耦合到诸如DSP的可编程处理器的一个或多个常规HDA小部件。编解码器包括一组寄存器，用于存储通过HDA总线传输的HDA动词和数据。可编程处理器被配置为识别指示相关信息的动词是来自在CPU上执行的应用程序的通信，读取相关联的信息，以及根据相关联的动词处理信息。该信息可以是程序指令，参数数据，信息请求等。

8. 发明申请

US20090062948A1 Systems and Methods for Controlling Audio Volume in the Processor of a High Definition Audio Codec 失效
标题翻译：用于控制高分辨率音频编解码器处理器中音频音量的系统和方法
公开(公告)号：US20090062948A1
公开(公告)日：2009-03-05
申请号：US12202355
申请日：2008-09-01
申请人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
发明人： Daniel L. Chieng , Douglas D. Gephardt , Larry E. Hand , Jeffrey M. Klaas , Adam Zaharias
IPC分类号： G06F17/00
CPC分类号： H03G3/3089 , G06F3/16 , G10L15/26 , G11B20/10527 , G11B2020/10574 , H03F3/217
摘要： Systems and methods for controlling the audio volume of an audio signal in an HDA codec having a programmable processor such as a DSP, wherein the codec receives digital audio signals and audio volume control verbs over an HDA bus, and the audio volume levels associated with the audio volume control verbs are used by the processor in the generation pulse width modulated (PWM) output signals, thereby controlling the audio volume levels of the output signals. The processor may be configured to adjust non-volume parameters such as PWM deadtime, in addition to adjusting audio volume, based on the audio volume levels. The codec may be implemented in a PC or other system that implements an HDA system that includes the HDA bus and HDA codec.
摘要翻译：用于控制具有诸如DSP的可编程处理器的HDA编解码器中的音频信号的音频音量的系统和方法，其中编解码器通过HDA总线接收数字音频信号和音频音量控制动词，以及与音频音量控制动词由处理器在生成脉宽调制（PWM）输出信号中使用，从而控制输出信号的音频音量。除了根据音频音量水平调整音频音量之外，处理器可以被配置为调整诸如PWM死时间之类的非体积参数。编解码器可以在实现包括HDA总线和HDA编解码器的HDA系统的PC或其他系统中实现。

9. 发明授权

US07729790B1 Phase alignment of audio output data in a multi-channel configuration 失效
标题翻译：音频输出数据在多通道配置中的相位对齐
公开(公告)号：US07729790B1
公开(公告)日：2010-06-01
申请号：US10805590
申请日：2004-03-19
申请人： Larry E. Hand , Jack B. Andersen , Daniel L. W. Chieng , Michael A. Kost , Wilson E. Taylor
发明人： Larry E. Hand , Jack B. Andersen , Daniel L. W. Chieng , Michael A. Kost , Wilson E. Taylor
IPC分类号： G06F17/00 , G06F1/04 , H03M7/00
CPC分类号： H03M5/08 , H03F3/217
摘要： Systems and methods for ensuring proper phase alignment of audio signals which are processed by separate hardware channels in an audio amplification system. In one embodiment, the phase alignment is controlled by determining the number of audio data samples which are stored in the input buffers of multiple audio amplification units and controlling reads from the input buffers to minimize the difference between an actual read-write pointer differential and a target differential. In a master unit, the target differential is a predetermined target value corresponding to a desired delay in the buffer. The actual pointer differential of the master unit is passed to one or more slave units. The actual pointer differential of the master unit is used as the target differential of the slave units. The pointer differentials of the slave units are thereby driven to track the pointer differential of the master unit, keeping the units synchronized.
摘要翻译：用于确保音频信号的适当相位对准的系统和方法，其由音频放大系统中的分开的硬件通道处理。在一个实施例中，通过确定存储在多个音频放大单元的输入缓冲器中的音频数据样本的数量来控制相位对准，并且控制来自输入缓冲器的读取以最小化实际读写指针差和目标差异。在主单元中，目标差分是与缓冲器中期望的延迟对应的预定目标值。主单元的实际指针差分传递给一个或多个从单元。主单元的实际指针差异用作从单元的目标差。因此，从属单元的指针差异被驱动以跟踪主单元的指针差，保持单元同步。

10. 发明申请

US20090128237A1 SWITCHING AMPLIFIERS 有权
标题翻译：开关放大器
公开(公告)号：US20090128237A1
公开(公告)日：2009-05-21
申请号：US12270692
申请日：2008-11-13
申请人： Brian E. Attwood , Wilson E. Taylor , Larry E. Hand
发明人： Brian E. Attwood , Wilson E. Taylor , Larry E. Hand
IPC分类号： H03F3/217
CPC分类号： H03F3/217 , H03F3/2173 , H03F2200/03 , H03F2200/271 , H03F2200/273
摘要： Systems and methods implemented in a switching amplifier for providing consistent, matching switching between top and bottom switching devices in a switching amplifier. One embodiment includes a half-bridge circuit output stage, a driver stage and a transformer. The driver stage, which drives the switches of the output stage, is very fast, has a low propagation delay, and has minimal input capacitance. The transformer drives the drive paths from the transformer inputs to the switches. The transformer avoids resonances within the audio band and at the amplifier switching frequencies, has low and spread free leakage inductance, has enough magnetizing inductance to keep transformer currents low in proportion to the total driver stage current drain, has low core losses at the switching frequency, has minimal inductance change and operates well below its saturation point. The amplifier stage provides a substantially constant amplitude drive signal to the output power switching devices.
摘要翻译：在开关放大器中实现的系统和方法，用于在开关放大器中的顶部和底部开关器件之间提供一致的匹配切换。一个实施例包括半桥电路输出级，驱动级和变压器。驱动输出级开关的驱动级非常快，传播延迟低，输入电容最小。变压器驱动变压器输入到开关的驱动路径。变压器避免了音频频带内的谐振，在放大器开关频率下，具有低和无扩展的漏电感，具有足够的磁化电感，以保持变压器电流与总驱动级电流消耗成比例的低电平，开关频率具有较低的磁芯损耗，具有最小的电感变化，并且运行在其饱和点以下。放大器级向输出功率开关器件提供基本恒定的振幅驱动信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式