专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5995033A Signal conditioning circuit including a combined ADC/DAC, sensor system, and method therefor 失效
标题翻译：信号调理电路，包括组合ADC / DAC，传感器系统及其方法
公开(公告)号：US5995033A
公开(公告)日：1999-11-30
申请号：US17617
申请日：1998-02-02
申请人： William Roeckner , Neal Hollenbeck , Timothy Rueger , Walter Czarnocki
发明人： William Roeckner , Neal Hollenbeck , Timothy Rueger , Walter Czarnocki
IPC分类号： H03M1/10 , H03M1/02 , H03M1/38 , H03M1/46 , H03M1/66 , H03M1/12 , H03M1/06
CPC分类号： H03M1/02 , G01D3/021 , G01D3/022 , H03M1/1019 , H03M1/46 , H03M1/662
摘要： An electronically calibrated sensor (100) includes a sensing element (102) with an output coupled to a signal conditioning circuit (104). The signal conditioning circuit (104) is adapted to be highly computationally efficient and operable for compensating for temperature and part-to-part variation on the sensing element output for providing a useable sensor output signal. The signal conditioning circuit (104) includes an analog-to-digital/digital-to-analog (ADC/DAC) conversion device (112). The ADC/DAC (112) is operable to perform both analog input signal analog-to-digital conversion and digital output signal digital-to-analog conversion. The ADC/DAC (112) is further adapted to provide analog control signals to input signal conditioning circuits (104, 106).
摘要翻译：电子校准传感器（100）包括具有耦合到信号调理电路（104）的输出的感测元件（102）。信号调理电路（104）适于高度计算效率并且可操作用于补偿感测元件输出端上的温度和部件间变化，以提供可用的传感器输出信号。信号调理电路（104）包括模数/数/模（ADC / DAC）转换装置（112）。 ADC / DAC（112）可操作以执行模拟输入信号模数转换和数字输出信号数模转换。 ADC / DAC（112）还适于向输入信号调理电路（104,106）提供模拟控制信号。

2. 发明授权

US5939693A Polynomial calculator device, and method therefor 失效
标题翻译：多项式计算器装置及其方法
公开(公告)号：US5939693A
公开(公告)日：1999-08-17
申请号：US17463
申请日：1998-02-02
申请人： William Roeckner , Timothy Rueger , Walter Czarnocki
发明人： William Roeckner , Timothy Rueger , Walter Czarnocki
IPC分类号： G06G7/20 , G06F7/544 , G06F17/10 , G06F11/10
CPC分类号： G06F7/5443
摘要： A polynomial calculator device is applied to calibrate a sensing device. Preferably the sensing device (100) includes a sensing element (102) with an output coupled to a signal conditioning circuit (104). The signal conditioning circuit (104) is adapted to be highly computationally efficient and operable for compensating for temperature and part-to-part variation on the sensing element output for providing a useable sensor output signal. A calibration method relies on a unique polynomial calculator (118) that is implemented as part of the signal conditioning circuit (104). The sensor is preferably manufactured and packaged prior to calibration so as to avoid any post-calibration processing error. The packaged sensor is calibrated and a number of calibration values are retained in a memory (114) and accessed by the calibration method during sensing element signal processing.
摘要翻译：应用多项式计算器装置校准感测装置。优选地，感测装置（100）包括具有耦合到信号调节电路（104）的输出的感测元件（102）。信号调理电路（104）适于高度计算效率并且可操作用于补偿感测元件输出端上的温度和部件间变化，以提供可用的传感器输出信号。校准方法依赖于被实现为信号调理电路（104）的一部分的唯一多项式计算器（118）。传感器优选在校准之前制造和封装，以避免任何后校准处理错误。校准了封装的传感器，并且在感测元件信号处理期间，通过校准方法将多个校准值保留在存储器（114）中并被校准方法访问。

3. 发明授权

US07446686B2 Incremental delta-sigma data converters with improved stability over wide input voltage ranges 有权
标题翻译：增量式delta-sigma数据转换器，在宽输入电压范围内具有改进的稳定性
公开(公告)号：US07446686B2
公开(公告)日：2008-11-04
申请号：US11525435
申请日：2006-09-22
申请人： Timothy Rueger , Stephen Timothy Hodapp
发明人： Timothy Rueger , Stephen Timothy Hodapp
IPC分类号： H03M3/00
CPC分类号： H03M3/39
摘要： A method of operating a delta-sigma data converter includes receiving an input signal at an input of a delta-sigma modulator having a loop filter including a plurality of integrator stages, a quantizer for generating a quantized output code from outputs of the integrator stages, and a feed-back loop coupling a feed-back signal from the output of the quantizer to the input of the delta-sigma modulator. The input signal is converted to quantized output codes during a conversion period including a plurality of integrator cycles in which at least one of the integrator stages is held in reset for at least one integration cycle at the start of the conversion period to maintain stability of the modulator over a wider range of levels of the input signal.
摘要翻译：一种操作delta-sigma数据转换器的方法包括在具有包括多个积分器级的环路滤波器的Δ-Σ调制器的输入端处接收输入信号，用于从积分器级的输出产生量化输出码的量化器，以及将来自量化器的输出的反馈信号耦合到Δ-Σ调制器的输入的反馈回路。在包括多个积分器周期的转换周期期间，将输入信号转换为量化输出代码，其中至少一个积分器级在转换周期开始时被保持在至少一个积分周期的复位中，以保持稳定性调制器在较大范围内的输入信号电平。

4. 发明申请

US20080074303A1 Incremental delta-sigma data converters with improved stability over wide input voltage ranges 有权
公开(公告)号：US20080074303A1
公开(公告)日：2008-03-27
申请号：US11525435
申请日：2006-09-22
申请人： Timothy Rueger , Stephen Timothy Hodapp
发明人： Timothy Rueger , Stephen Timothy Hodapp
IPC分类号： H03M3/00
CPC分类号： H03M3/39
摘要： A method of operating a delta-sigma data converter includes receiving an input signal at an input of a delta-sigma modulator having a loop filter including a plurality of integrator stages, a quantizer for generating a quantized output code from outputs of the integrator stages, and a feed-back loop coupling a feed-back signal from the output of the quantizer to the input of the delta-sigma modulator. The input signal is converted to quantized output codes during a conversion period including a plurality of integrator cycles in which at least one of the integrator stages is held in reset for at least one integration cycle at the start of the conversion period to maintain stability of the modulator over a wider range of levels of the input signal.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式