会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Nonvolatile semiconductor storage device
    • 非易失性半导体存储器件
    • US20070223275A1
    • 2007-09-27
    • US11802168
    • 2007-05-21
    • Tsutomu NakajimaKeiichi Yoshida
    • Tsutomu NakajimaKeiichi Yoshida
    • G11C14/00
    • G11C11/412G11C11/5642G11C16/26
    • A flash memory 1 based on the multilevel storage technology for storing the information of two or more bits is provided with four banks 2a to 2d. For example, in the left side of the bank 2a, a data latch 6a is provided along one short side of the bank 2a, while in the right side thereof, a data latch 6b is provided along the other short side of the bank 2a. At the lower side of the data latches 6a, 6b, arithmetic circuits 7a, 7b are provided. The data latches 6a, 6b are respectively formed of SRAMs. A sense latch 5a is divided to one half in the right and left directions with reference to the center of sense latch row. The divided sense latch 5a is connected with the data latches 6a, 6b via the signal lines respectively allocated along both short sides of the bank 2a.
    • 基于用于存储两个或更多位的信息的多级存储技术的闪速存储器1具有四个存储体2a至2d。 例如,在存储体2a的左侧,沿着存储体2a的一个短边设置数据锁存器6a,而在右侧,沿着另一个短边设置数据锁存器6b, 银行2 a。 在数据锁存器6a,6b的下侧设有运算电路7a,7b。 数据锁存器6a,6b分别由SRAM形成。 感测锁定器5a相对于感测闩锁行的中心在左右方向上被分成一半。 划分的检测锁存器5a通过分别沿着存储体2a的两个短边分配的信号线与数据锁存器6a,6b连接。
    • 2. 发明申请
    • Nonvolatile semiconductor storage device
    • 非易失性半导体存储器件
    • US20050157548A1
    • 2005-07-21
    • US10503619
    • 2002-02-28
    • Tsutomu NakajimaKeiichi Yoshida
    • Tsutomu NakajimaKeiichi Yoshida
    • G11C11/56G11C16/26G11C16/04
    • G11C11/412G11C11/5642G11C16/26
    • A flash memory 1 based on the multilevel storage technology for storing the information of two or more bits is provided with four banks 2a to 2d. For example, in the left side of the bank 2a, a data latch 6a is provided along one short side of the bank 2a, while in the right side thereof, a data latch 6b is provided along the other short side of the bank 2a. At the lower side of the data latches 6a, 6b, arithmetic circuits 7a, 7b are provided. The data latches 6a, 6b are respectively formed of SRAMs. A sense latch 5a is divided to one half in the right and left directions with reference to the center of sense latch row. The divided sense latch 5a is connected with the data latches 6a, 6b via the signal lines respectively allocated along both short sides of the bank 2a.
    • 基于用于存储两个或更多位的信息的多级存储技术的闪速存储器1具有四个存储体2a至2d。 例如,在存储体2a的左侧,沿着存储体2a的一个短边设置数据锁存器6a,而在右侧,沿着另一个短边设置数据锁存器6b, 银行2 a。 在数据锁存器6a,6b的下侧设有运算电路7a,7b。 数据锁存器6a,6b分别由SRAM形成。 感测锁定器5a相对于感测闩锁行的中心在左右方向上被分成一半。 划分的检测锁存器5a通过分别沿着存储体2a的两个短边分配的信号线与数据锁存器6a,6b连接。
    • 3. 发明授权
    • Nonvolatile semiconductor storage device
    • 非易失性半导体存储器件
    • US07515450B2
    • 2009-04-07
    • US11802168
    • 2007-05-21
    • Tsutomu NakajimaKeiichi Yoshida
    • Tsutomu NakajimaKeiichi Yoshida
    • G11C5/02
    • G11C11/412G11C11/5642G11C16/26
    • A flash memory 1 based on the multilevel storage technology for storing the information of two or more bits is provided with four banks 2a to 2d. For example, in the left side of the bank 2a, a data latch 6a is provided along one short side of the bank 2a, while in the right side thereof, a data latch 6b is provided along the other short side of the bank 2a. At the lower side of the data latches 6a, 6b, arithmetic circuits 7a, 7b are provided. The data latches 6a, 6b are respectively formed of SRAMs. A sense latch 5a is divided to one half in the right and left directions with reference to the center of sense latch row. The divided sense latch 5a is connected with the data latches 6a, 6b via the signal lines respectively allocated along both short sides of the bank 2a.
    • 基于用于存储两个或更多位的信息的多级存储技术的闪速存储器1具有四个存储体2a至2d。 例如,在存储体2a的左侧,沿着存储体2a的一个短边设置有数据锁存器6a,而在右侧,沿着存储体2a的另一个短边设置数据锁存器6b。 在数据锁存器6a,6b的下侧设有运算电路7a,7b。 数据锁存器6a,6b分别由SRAM形成。 感测闩锁5a相对于感测闩锁行的中心在左右方向上分为一半。 分频检测锁存器5a经由分别沿着存储体2a的两个短边分配的信号线与数据锁存器6a,6b相连。
    • 4. 发明授权
    • Optimized layout for multi-bit memory banks each with two data latches and two arithmetic circuits
    • 多位存储库的优化布局,每个存储库都有两个数据锁存器和两个运算电路
    • US07233523B2
    • 2007-06-19
    • US10503619
    • 2002-02-28
    • Tsutomu NakajimaKeiichi Yoshida
    • Tsutomu NakajimaKeiichi Yoshida
    • G11C11/34
    • G11C11/412G11C11/5642G11C16/26
    • A flash memory 1 based on the multilevel storage technology for storing the information of two or more bits is provided with four banks 2a to 2d. For example, in the left side of the bank 2a, a data latch 6a is provided along one short side of the bank 2a, while in the right side thereof, a data latch 6b is provided along the other short side of the bank 2a. At the lower side of the data latches 6a, 6b, arithmetic circuits 7a, 7b are provided. The data latches 6a, 6b are respectively formed of SRAMs. A sense latch 5a is divided to one half in the right and left directions with reference to the center of sense latch row. The divided sense latch 5a is connected with the data latches 6a, 6b via the signal lines respectively allocated along both short sides of the bank 2a.
    • 基于用于存储两个或更多位的信息的多级存储技术的闪速存储器1具有四个存储体2a至2d。 例如,在存储体2a的左侧,沿着存储体2a的一个短边设置数据锁存器6a,而在右侧,沿着另一个短边设置数据锁存器6b, 银行2 a。 在数据锁存器6a,6b的下侧设有运算电路7a,7b。 数据锁存器6a,6b分别由SRAM形成。 感测锁定器5a相对于感测闩锁行的中心在左右方向上被分成一半。 划分的检测锁存器5a通过分别沿着存储体2a的两个短边分配的信号线与数据锁存器6a,6b连接。
    • 7. 发明授权
    • Powder container, powder conveying apparatus, and image forming apparatus
    • 粉末容器,粉末输送装置和图像形成装置
    • US08953986B2
    • 2015-02-10
    • US13643718
    • 2011-04-21
    • Keiichi YoshidaShunji KatohHiroshi Ikeguchi
    • Keiichi YoshidaShunji KatohHiroshi Ikeguchi
    • G03G15/08
    • G03G15/0874G03G2215/0132
    • A powder container includes: a powder containing unit which has an opening portion formed at one end portion thereof, contains a powder therein, and is formed of a flexible material; a discharging unit which is provided in the end portion provided with the opening portion, is fixed to a powder conveying apparatus, and discharges the powder delivered from the opening portion out to the powder conveying apparatus; and a portion to be locked which is provided in an end portion opposite to the opening portion and is locked to a locking portion of the powder conveying apparatus while a delivery member is biased in a direction opposite to the movement direction. When the delivery member is pressed inward from the outside of the powder containing unit so as to move toward the opening portion, the powder is delivered out from the opening portion.
    • 粉末容器包括:在其一个端部形成有开口部的粉末容纳单元,其中包含粉末,并由柔性材料形成; 设置在设置有开口部的端部的排出单元被固定到粉末输送装置,并将从开口部排出的粉末排出到粉末输送装置; 以及被设置在与开口部相对的端部部分中并被锁定到粉末输送装置的锁定部分的部分,同时输送构件沿与移动方向相反的方向被偏压。 当输送构件从粉末容纳单元的外侧向内压向开口部移动时,粉末从开口部排出。
    • 9. 发明授权
    • Powder container, powder conveying apparatus, and image forming apparatus
    • 粉末容器,粉末输送装置和图像形成装置
    • US08781375B2
    • 2014-07-15
    • US13247106
    • 2011-09-28
    • Keiichi YoshidaShunji KatohHiroshi Ikeguchi
    • Keiichi YoshidaShunji KatohHiroshi Ikeguchi
    • G03G15/08
    • G03G15/0882
    • A powder container includes: a powder containing unit that contains powder and at least a part of which is deformable; a discharging unit that receives the powder supplied from an opening of the powder containing unit via an inlet arranged on the discharging unit and discharges the powder to a supply destination; an elastic member that is arranged on a periphery of the inlet of the discharging unit; and a seal member that is arranged on the powder containing unit and seals the opening. The seal member is sandwiched between the discharging unit and the powder containing unit via the elastic member such that the seal member is removable from between the discharging unit and the powder containing unit.
    • 粉末容器包括:含有粉末的粉末容纳单元,其至少一部分是可变形的; 排出单元,其经由布置在排出单元上的入口接收从粉末容纳单元的开口供应的粉末,并将粉末排放到供应目的地; 布置在所述排出单元的入口周边的弹性构件; 以及设置在所述粉末容纳单元上并密封所述开口的密封构件。 密封构件经由弹性构件夹在排出单元和粉末容纳单元之间,使得密封构件可从排出单元和粉末容纳单元之间移除。