专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07019462B2 Sealing agent for a foil sealed lamp 有权
标题翻译：箔密封灯密封剂
公开(公告)号：US07019462B2
公开(公告)日：2006-03-28
申请号：US10823567
申请日：2004-04-14
申请人： Toshiyuki Okamoto , Yukiharu Tagawa
发明人： Toshiyuki Okamoto , Yukiharu Tagawa
IPC分类号： H01J17/16
CPC分类号： H01J9/326 , H01J61/368 , H01J61/86 , H01K1/38 , H01K3/20
摘要： In a foil sealed lamp, a lamp container made of transparent material, has at least one sealing portion made of molybdenum wherein a metallic foil is buried, a light emitting section which is connected to one end of the metallic foil and a lead rod extending outward and connected to other end of the metallic foil, and wherein, in the sealing portion, a gap formed around a circumference portion of the lead rod is filled with sealing agent made of rubidium oxide or cesium oxide, and glass having boron oxide and bismuth oxide as principal components is coated on an outer end surface of the sealing portion so as to close the gap.
摘要翻译：在箔密封灯中，由透明材料制成的灯容器具有至少一个由钼制成的密封部分，其中金属箔被埋置，连接到金属箔的一端的发光部分和向外延伸的引线杆并连接到金属箔的另一端，并且其中，在密封部分中，围绕引线的圆周部分形成的间隙填充有由氧化铷或氧化铯制成的密封剂，以及具有氧化硼和氧化铋的玻璃因为主要部件被涂覆在密封部分的外端表面上以便封闭间隙。

2. 发明授权

US5070306A High-gain differencial amplifier circuit fabricated from field effect transistors 失效
标题翻译：来自场效应晶体管的高增益差分放大器电路
公开(公告)号：US5070306A
公开(公告)日：1991-12-03
申请号：US672346
申请日：1991-03-20
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03F3/345 , H03F3/45
CPC分类号： H03F3/45076
摘要： A differential amplifier circuit comprises a series combination of a p-channel type first input transistor and an n-channel type first load transistor coupled between a first constant current source and a discharging line, a series combination of a p-channel type second input transistor and an n-channel type second load transistor coupled between the first constant current source and the discharging line, and a controlling circuit coupled to gate electrodes of the first and second load transistors, and the controlling circuit increases the channel conductance of one of the first and second load transistors when the associated first or second input transistor decreases current passing therethrough in response to a non-inverted or inverted input signal, thereby improving the gain of the differential amplifier circuit.

3. 发明授权

US4924223A Digital code converter formed of a decreased number of circuit elements 失效
标题翻译：数字码转换器由电路元件数量减少而形成
公开(公告)号：US4924223A
公开(公告)日：1990-05-08
申请号：US264556
申请日：1988-10-31
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03M7/38 , G06F7/48 , H03M1/66 , H03M7/36
CPC分类号： H03M7/3002 , G06F7/48 , G06F7/49947
摘要： A code converter includes a signal converter converting an input digital signal into an intermediate digital signal of two's complement. A subtracter has a minuend input node, receiving lower bits of the intermediate digital signal, and a subtrahend input node. A digital integrator receives an output from the subtracter, a digital comparator receives an output from the digital integrator, a delay unit receives an output from the digital comparator to execute a one-sampling period delay. An output from the delay unit is applied to the subtrahend input node of the subtracter, and an adder receives the remaining upper bits of the intermediate digital signal and the output from the digital comparator, a converted output digital signal being produced from the adder.

4. 发明授权

US5247483A Sense amplifier circuit 失效
标题翻译：感应放大器电路
公开(公告)号：US5247483A
公开(公告)日：1993-09-21
申请号：US819261
申请日：1992-01-10
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： G11C17/18 , G11C7/06 , G11C7/12 , G11C17/12
CPC分类号： G11C17/12 , G11C7/067 , G11C7/12
摘要： A sense amplifier circuit for sensing a datum read from a mask ROM intended for shortening delays in read time due to the stray capacity of the bit line (B1) is disclosed. The circuit has a charging circuit (2, 3) and a discharging-current path (4, 5, 6). At the beginning of a read cycle, the charging circuit is connected to the bit line to promptly precharge the stray capacity. Subsequently an addressing signal is applied to a word line. If the addressed memory cell is an OFF bit, then the electric potential level of the bit line remains unchanged. If the memory cell is an ON bit, then the discharging-current path turns on, thereby enabling prompt discharge.

5. 发明授权

US4661779A Operational amplifier 失效
标题翻译：运算放大器
公开(公告)号：US4661779A
公开(公告)日：1987-04-28
申请号：US807905
申请日：1985-12-11
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03F1/08 , H03F1/14 , H03F3/30 , H03F3/345 , H03F3/45
CPC分类号： H03F3/45188 , H03F1/086 , H03F3/3001
摘要： An operational amplifier comprises an initial amplifier stage having a pair of inputs, and a second amplifier stage connected to an output of the initial stage. A phase compensating capacitive element is connected between an output terminal of the second stage and a virtual ground point, and a constant current source is connected to the virtual ground point and the output of the initial stage. A resistive element and a capacitive element are series-connected between the output of the initial stage and the output of the second stage.
摘要翻译：运算放大器包括具有一对输入的初始放大器级和连接到初始级的输出的第二放大级。相位补偿电容元件连接在第二级的输出端和虚拟接地点之间，恒流源连接到虚拟接地点和初级级的输出端。电阻元件和电容元件串联在初级的输出和第二级的输出之间。

6. 发明授权

US06448492B1 Transparent member for shielding electromagnetic waves and method of producing the same 失效
标题翻译：用于屏蔽电磁波的透明部件及其制造方法
公开(公告)号：US06448492B1
公开(公告)日：2002-09-10
申请号：US09367782
申请日：1999-08-20
申请人： Atsushi Okada , Shigenori Kiyama , Takeshi Yoshimi , Toshiyuki Okamoto , Masanori Yamamoto
发明人： Atsushi Okada , Shigenori Kiyama , Takeshi Yoshimi , Toshiyuki Okamoto , Masanori Yamamoto
IPC分类号： H05K900
CPC分类号： H05K9/0096 , H01J29/868 , H01J2211/446 , H01J2329/869 , H01Q1/526
摘要： The invention provides a transparent member for use as a shield against electromagnetic waves characterized in that an electrically conductive reticular pattern is provided on a substrate (1) by forming a thin-film layer (2) of copper or an alloy thereof on the substrate by physical thin film formation and forming a copper thick-film layer (4) on the thin-film layer by plating so as to give the member a total transmittance of at least 50%, the reticular pattern having an electric resistivity of up to 200 m&OHgr;/□.
摘要翻译：本发明提供一种透明构件，用作抵抗电磁波的屏蔽，其特征在于，通过在基板上形成铜或其合金的薄膜层（2）而在基板（1）上设置导电网状图案，物理薄膜形成，并通过电镀在薄膜层上形成铜厚膜层（4），以使该构件的总透射率为至少50％，网状图案的电阻率高达200mOMEGA /广场。

7. 发明授权

US5295186A Termination circuit for a two-wire transmission line 失效
标题翻译：双线传输线终端电路
公开(公告)号：US5295186A
公开(公告)日：1994-03-15
申请号：US509021
申请日：1990-04-13
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H04B3/03 , H04B1/58 , H04M1/58 , H04M1/00
CPC分类号： H04M1/585 , H04B1/586
摘要： A low-pass filter is inserted between a two-wire line and a four-wire transmitting line for transmitting a transmission signal supplied from the two-wire line. Input and output signals of the low-pass filter are fedback to a subtracter to provide a subtracted signal which is added to an output signal of a terminal impedance resultant filter. Thus, operation is realized in a stable manner even in a high frequency band, in which an output signal of the low-pass filter is rotated in phase by 180.degree..
摘要翻译：在双线线路和四线制传输线路之间插入低通滤波器，用于发送从双线线路提供的发送信号。低通滤波器的输入和输出信号被反馈到减法器，以提供相加于终端阻抗产生滤波器的输出信号的减法信号。因此，即使在低通滤波器的输出信号相位旋转180度的高频带中也能够以稳定的方式实现操作。

8. 发明授权

US5162735A Operational amplifier circuit with improved gain of feedback loop 失效
标题翻译：运算放大器电路具有改进的反馈回路增益
公开(公告)号：US5162735A
公开(公告)日：1992-11-10
申请号：US839905
申请日：1992-02-21
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03F1/34 , H03F3/26 , H03F3/30 , H03F3/345 , H03F3/45
CPC分类号： H03F3/4521 , H03F3/265 , H03F3/3023 , H03F3/4565 , H03F2203/30144 , H03F2203/45012 , H03F2203/45221 , H03F2203/45271 , H03F2203/45421 , H03F2203/45466 , H03F2203/45711
摘要： An operational amplifier circuit comprises an input amplification circuit, a driving circuit coupled with the input amplification circuit, and an averaging circuit for providing a feedback loop, and increases the magnitude of an input differential voltage signal so as to produce an output differential voltage signal, wherein an average voltage of output voltage levels of the output differential voltage signal is supplied to the input amplification circuit for increasing the gain of the averaging circuit.
摘要翻译：运算放大器电路包括输入放大电路，与输入放大电路耦合的驱动电路，以及用于提供反馈回路的平均电路，并增加输入差分电压信号的幅值，以产生输出差分电压信号，其中输出差分电压信号的输出电压电平的平均电压被提供给输入放大电路以增加平均电路的增益。

9. 发明授权

US5712874A Noise shaper capable of generating a predetermined output pattern in no-signal condition 失效
标题翻译：噪声整形器能够在无信号状态下产生预定的输出模式
公开(公告)号：US5712874A
公开(公告)日：1998-01-27
申请号：US350964
申请日：1994-12-07
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03M1/08 , H03H17/02 , H03M3/02 , H04B14/04
CPC分类号： H03M3/442 , H04B14/046 , H03M3/43 , H03M3/454
摘要： In a noise shaper comprising first and second cascaded integrators, a quantizer receiving an output signal of the second integrator, and a feedback path for feeding back an output of the quantizer to each of the first and second integrators, the first integrator includes an adder having a first input receiving art input signal applied to the first integrator, a delay circuit receiving an output of the adder to output a one-sample-delayed signal, and a multiplying circuit having an input connected to an output of the delay circuit for multiplying the one-sample-delayed signal outputted from the delay circuit, by a positive coefficient "0.999". An output of the multiplying circuit is connected to a second input of the adder. An output of the delay circuit constitutes the output of the first integrator.
摘要翻译：在包括第一和第二级联积分器的噪声整形器中，接收第二积分器的输出信号的量化器和用于将量化器的输出反馈给第一和第二积分器中的每一个的反馈路径，第一积分器包括加法器，接收第一积分器的第一输入接收艺术输入信号，接收加法器的输出以输出单采样延迟信号的延迟电路，以及具有连接到延迟电路的输出的输入的乘法电路，从延迟电路输出的单采样延迟信号为正的系数“0.999”。乘法电路的输出连接到加法器的第二输入端。延迟电路的输出构成第一积分器的输出。

10. 发明授权

US5508647A Noise shaper for preventing noise in low frequency band 失效
标题翻译：噪声整形器，用于防止低频带内的噪声
公开(公告)号：US5508647A
公开(公告)日：1996-04-16
申请号：US508762
申请日：1995-07-31
申请人： Toshiyuki Okamoto
发明人： Toshiyuki Okamoto
IPC分类号： H03B29/00 , H03M7/32 , H03M7/36 , H03B1/00 , H03K17/16
CPC分类号： H03B29/00 , H03M7/3006 , H03M7/3026 , H03M7/304
摘要： A noise shaper includes an incomplete integrator which conducts an addition of a present data and a last sampled data stored and a positive coefficient smaller than 1, a complete integrator which conducts an addition of a storage data before one sample delay and a present data, a three-value quantizing circuit which outputs 0, +1 or -1 signal as an output signal, and a feedback circuit which feeds-back the output signal from the three-value quantizing circuit to the incomplete integrator and the complete integrator. The noise shaper may further include a delay-data supply selection circuit which supplies the last sampled data stored and the positive coefficient to the incomplete integrator only when the output signal supplied from the three-value quantizing circuit through the feed-back circuit is zero. The output signal from the noise shaper can be made zero without deteriorating signal to noise (S/N) ratio when no input signal is inputted to the noise shaper.
摘要翻译：噪声整形器包括不完整的积分器，其进行当前数据的添加和存储的最后采样数据和小于1的正系数，完整的积分器，其在一个采样延迟和当前数据之前进行存储数据的相加，输出0，+1或-1信号作为输出信号的三值量化电路，以及将来自三值量化电路的输出信号反馈到不完全积分器和完整积分器的反馈电路。噪声整形器可以进一步包括延迟数据供应选择电路，其仅在从三值量化电路通过反馈电路提供的输出信号为零时，将存储的最后采样数据和正系数提供给不完全积分器。当没有输入信号输入到噪声整形器时，来自噪声整形器的输出信号可以变为零而不会使信噪比（S / N）恶化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式