专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08350969B2 Electronic apparatus, electronic-apparatus adjustment method and integrated circuit 有权
标题翻译：电子设备，电子设备调整方法和集成电路
公开(公告)号：US08350969B2
公开(公告)日：2013-01-08
申请号：US12399522
申请日：2009-03-06
申请人： Toshihisa Hyakudai , Mitsuru Ikeda , Norihiro Murayama , Kazuya Nakamura , Masatomo Miyashita , Kohei Yamamoto
发明人： Toshihisa Hyakudai , Mitsuru Ikeda , Norihiro Murayama , Kazuya Nakamura , Masatomo Miyashita , Kohei Yamamoto
IPC分类号： H04N7/01
CPC分类号： H04B1/16 , H04B17/21
摘要： An electronic apparatus is provided and includes a first IC having an internal configuration section, a nonvolatile memory, and an interface section. The electronic apparatus also includes a second IC having a signal processing section, and a correction-data supplying section.
摘要翻译：提供电子设备，并且包括具有内部配置部分，非易失性存储器和接口部分的第一IC。电子设备还包括具有信号处理部分的第二IC和校正数据提供部分。

2. 发明授权

US6078218A Negative amplifier circuit 失效
标题翻译：负放大电路
公开(公告)号：US6078218A
公开(公告)日：2000-06-20
申请号：US33109
申请日：1998-03-02
申请人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
发明人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
IPC分类号： H03G3/10 , H03F3/45 , H03G1/00 , H23G3/32
CPC分类号： H03G1/0023 , H03F2200/87 , H03F2203/45468 , H03F2203/45471
摘要： An amplifier circuit in which a differential pair of transistors (1a), (1b) is provided. An impedance (2) of a value 2.Z.sub.e is connected in series between the emitters of the transistors (1a), (1b) and these emitters are grounded by way of current sources (3a), (3b) respectively. Input signal sources (4a), (4b) of voltage values.+-.V.sub.IN are connected to the bases of the transistors (1a), (1b) by way of the base-emitter paths of the transistors (5a), (5b) which form a buffer circuit (10). The emitters of the transistors (5a), (5b) are in turn grounded by way of current sources (6a), (6b) respectively. Further, the collectors of each of the transistors (1a), (1b) are connected to the base of the other transistors by way of the base-emitter paths of the transistors (5a), (5b) respectively.
摘要翻译：一种放大器电路，其中提供了差分对晶体管（1a），（1b）。（2）的阻抗（2）串联连接在晶体管（1a），（1b）的发射极之间，这些发射极分别通过电流源（3a），（3b）接地。电压值+/- VIN的输入信号源（4a），（4b）通过晶体管（5a），（5b）的基极 - 发射极连接到晶体管（1a），（1b）的基极，形成缓冲电路（10）。晶体管（5a），（5b）的发射极分别通过电流源（6a），（6b）接地。此外，晶体管（1a），（1b）中的每一个的集电极分别通过晶体管（5a），（5b）的基极 - 发射极连接到其它晶体管的基极。

3. 发明授权

US6051965A Two-terminal paired circuit 失效
标题翻译：双端配对电路
公开(公告)号：US6051965A
公开(公告)日：2000-04-18
申请号：US170097
申请日：1998-10-13
申请人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
发明人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
IPC分类号： H03F1/56 , H03H11/46 , G05F3/04 , H03F3/26 , H03K1/14
CPC分类号： H03H11/46 , H03F1/56
摘要： A two-terminal paired circuit is disclosed which comprises two sets of differential pairs wherein a first set of the differential pair includes two transistors collectors of which are connected to a pair of input terminals and to a bias circuit serving also as a DC shift, bases of which are connected to the bias circuit to apply a voltage feedback from the collectors to the bases and emitters of which are connected to a constant current source and have an impedance element connected therebetween, a second set of the differential pair includes two transistors collectors of which are connected to a pair of output terminals and to a bias circuit serving also as a DC shift, bases of which are connected to the bias circuit to apply a voltage feedback from the collectors to the bases and emitters of which are connected to a constant current source and have an impedance element connected therebetween, and the voltage feedbacks together with the two sets of differential pairs are applied symmetrical with respect to left and right, whereby the impedances connected between the emitters exist in series between the input and output terminals.
摘要翻译：公开了一种双端子配对电路，其包括两组差分对，其中差分对的第一组包括两个晶体管集电极，其连接到一对输入端子以及还用作DC移位的偏置电路，基极其连接到偏置电路以将来自集电极的电压反馈施加到其基极和发射极连接到恒流源并且在其之间连接有阻抗元件，第二组差分对包括两个晶体管集电极其连接到一对输出端子以及还用作DC偏移的偏置电路，其基极连接到偏置电路以将来自集电极的电压反馈施加到其基极和发射极连接到恒定电压电流源并且在其间连接阻抗元件，并且与两组差分对一起施加电压反馈相对于左右的三角形，由此连接在发射器之间的阻抗串联在输入端和输出端之间。

4. 发明授权

US6107842A Impedance conversion circuit, video apparatus, audio apparatus, and communication apparatus 失效
标题翻译：阻抗转换电路，视频装置，音频装置和通信装置
公开(公告)号：US6107842A
公开(公告)日：2000-08-22
申请号：US229686
申请日：1999-01-13
申请人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
发明人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
IPC分类号： G11B20/00 , H03H11/28 , H03H11/32 , H03H11/40 , H04N5/14 , H04N5/44 , H02M11/00
CPC分类号： H03H11/28 , H03H11/32 , G11B20/00 , H04N5/148
摘要： An impedance conversion circuit for the use with a video apparatus, an audio apparatus, or a communication apparatus is provided. The impedance conversion circuit can be used at a frequency higher than that conventionally used and is suitable for formation as an integrated circuit. A video apparatus using this impedance conversion circuit, and the like are also proposed. Driving current is supplied to first and second terminals of an impedance circuit in accordance with voltages of first and second input terminals, respectively, and current is made to flow out of the second and first output terminals in accordance with the first and second terminal voltages of the impedance circuit, respectively.
摘要翻译：提供了一种用于与视频设备，音频设备或通信设备一起使用的阻抗转换电路。阻抗转换电路可以以比常规使用的频率更高的频率使用，并且适合作为集成电路的形成。还提出了使用该阻抗转换电路的视频装置等。驱动电流分别根据第一和第二输入端子的电压被提供给阻抗电路的第一和第二端子，并且使电流根据第一和第二输出端子的第一和第二端子电压流出第二和第二输出端子阻抗电路。

5. 发明授权

US06396354B1 PLL detection circuit with lock judgement circuit 失效
标题翻译： PLL锁定判断电路检测电路
公开(公告)号：US06396354B1
公开(公告)日：2002-05-28
申请号：US09621842
申请日：2000-07-24
申请人： Norihiro Murayama , Kosuke Fujita
发明人： Norihiro Murayama , Kosuke Fujita
IPC分类号： H03L7095
CPC分类号： H04N5/50 , H03D1/2281 , H04N5/455 , H04N21/426 , H04N21/4382 , Y10S331/02
摘要： Phase locked loop (PLL) detection circuit that can improve the stability of operation, avoid occurrence of an erroneous operation, and perform PLL lock judgment correctly. Whether a PLL circuit that consists of a phase comparator, a low-pass filter, and a VCO is in a lock state is judged based on a phase error signal in the PLL circuit. The level of the phase error signal is compared with two threshold values, VRL and VRH. When the phase error signal is somewhere between VRL and VRH, a judgment is made that the PLL circuit is in a lock state. A judgment that the PLL circuit is out of a lock state is made in the other cases. This makes it possible to output a correct and stable PLL lock judgment signal.
摘要翻译：锁相环（PLL）检测电路，可以提高操作的稳定性，避免发生错误的操作，并正确执行PLL锁定判断。基于PLL电路中的相位误差信号来判断由相位比较器，低通滤波器和VCO组成的PLL电路处于锁定状态。将相位误差信号的电平与两个阈值VRL和VRH进行比较。当相位误差信号在VRL和VRH之间时，判断为PLL电路处于锁定状态。在其他情况下，判定为PLL电路处于锁定状态。这使得可以输出正确和稳定的PLL锁定判断信号。

6. 发明授权

US06292032B1 High impedance circuit 失效
标题翻译：高阻抗电路
公开(公告)号：US06292032B1
公开(公告)日：2001-09-18
申请号：US09570561
申请日：2000-05-12
申请人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
发明人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
IPC分类号： H03K500
CPC分类号： H03F1/56 , H03H11/28
摘要： A high impedance circuit capable of operating at a low voltage without narrowing the dynamic range is provided, which includes a first and a second transistors forming differential-pair type circuit, a third and fourth transistors, a pair of collector resistance elements, a resistance element and a pair of current source circuits. The third and the fourth transistors serve as emitter follower circuits which also functions as a DC shift with respect to the differential-pair type circuit, as well as buffer circuits for heightening an input impedance of the first and the second transistors looked from the base side of the third and the fourth transistors. The current flowing in the resistance element is made current-fedback with respect to the resistance elements by the third and the fourth transistors. The input impedance is determined as Z1=V1/ i3=(R1×R2)/(R1−R2), and when R1=R2, the high impedance circuit becomes infinite impedance.
摘要翻译：提供了能够在低电压下工作而不使动态范围变窄的高阻抗电路，其包括形成差分对型电路的第一和第二晶体管，第三和第四晶体管，一对集电极电阻元件，电阻元件和一对电流源电路。第三和第四晶体管用作射极跟随器电路，其也用作相对于差分对型电路的DC偏移，以及缓冲电路，用于提高从基极侧看的第一和第二晶体管的输入阻抗的第三和第四晶体管。流过电阻元件的电流通过第三和第四晶体管相对于电阻元件进行电流反馈。输入阻抗确定为Z1 = V1 / i3 =（R1xR2）/（R1-R2），当R1 = R2时，高阻抗电路变为无限阻抗。

7. 发明授权

US6133763A High impedance circuit 失效
标题翻译：高阻抗电路
公开(公告)号：US6133763A
公开(公告)日：2000-10-17
申请号：US154096
申请日：1998-09-16
申请人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
发明人： Atsushi Hirabayashi , Kosuke Fujita , Kenji Komori , Norihiro Murayama
IPC分类号： H03F1/56 , H03H11/28 , H03H11/46 , H03K5/153
CPC分类号： H03F1/56 , H03H11/28
摘要： A high impedance circuit capable of operating at a low voltage without narrowing the dynamic range is provided, which includes a first and a second transistors forming differential-pair type circuit, a third and fourth transistors, a pair of collector resistance elements, a resistance element and a pair of current source circuits. The third and the fourth transistors serve as emitter follower circuits which also functions as a DC shift with respect to the differential-pair type circuit, as well as buffer circuits for heightening an input impedance of the first and the second transistors looked from the base side of the third and the fourth transistors. The current flowing in the resistance element is made current-fedback with respect to the resistance elements by the third and the fourth transistors. The input impedance is determined as Z1=V1/i3=(R1.times.R2)/(R1-R2), and when R1=R2, the high impedance circuit becomes infinite impedance.
摘要翻译：提供了能够在低电压下工作而不使动态范围变窄的高阻抗电路，其包括形成差分对型电路的第一和第二晶体管，第三和第四晶体管，一对集电极电阻元件，电阻元件和一对电流源电路。第三和第四晶体管用作射极跟随器电路，其也用作相对于差分对型电路的DC偏移，以及缓冲电路，用于提高从基极侧看的第一和第二晶体管的输入阻抗的第三和第四晶体管。流过电阻元件的电流通过第三和第四晶体管相对于电阻元件进行电流反馈。输入阻抗确定为Z1 = V1 / i3 =（R1xR2）/（R1-R2），当R1 = R2时，高阻抗电路变为无限阻抗。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式