专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100328322A1 IMAGE PROCESSING APPARATUS 审中-公开
标题翻译：图像处理设备
公开(公告)号：US20100328322A1
公开(公告)日：2010-12-30
申请号：US12821503
申请日：2010-06-23
申请人： Tomonori YONEMOTO , Keisuke Nakazono , Akira Ueno , Ryosuke Mochizuki
发明人： Tomonori YONEMOTO , Keisuke Nakazono , Akira Ueno , Ryosuke Mochizuki
IPC分类号： G06T1/00
CPC分类号： G06T1/20
摘要： An image processing apparatus includes an image processing block, a plurality of control blocks, and a plurality of register sets. The image processing block carries out a specific process based on input setting data. Each of the plurality of control blocks controls the specific process of the image processing block independently. The plurality of register sets are used in data communication between each of the plurality of control blocks and the image processing block. When any one of the plurality of control blocks is controlling the specific process of the image processing block, each of the remaining control blocks performs data communication with the image processing block using the corresponding register set.
摘要翻译：图像处理装置包括图像处理块，多个控制块和多个寄存器组。图像处理块基于输入设置数据执行特定处理。多个控制块中的每一个独立地控制图像处理块的特定处理。多个寄存器组用于多个控制块和图像处理块中的每一个之间的数据通信。当多个控制块中的任何一个控制图像处理块的特定处理时，其余控制块中的每一个使用对应的寄存器组与图像处理块进行数据通信。

2. 发明授权

US08732378B2 Bus bandwidth monitoring device and bus bandwidth monitoring method 有权
标题翻译：总线带宽监控设备和总线带宽监控方法
公开(公告)号：US08732378B2
公开(公告)日：2014-05-20
申请号：US13207877
申请日：2011-08-11
申请人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
发明人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
IPC分类号： G06F13/26
CPC分类号： G06F13/14
摘要： A bus bandwidth monitoring device may include a buffer unit that is connected to a common bus, the buffer unit storing data that has been input via the common bus, a processing unit that performs predetermined processing based on the data stored in the buffer unit, and a detection unit that detects a bandwidth of data transmitted through the common bus based on a state of data transaction between the buffer unit and the processing unit.
摘要翻译：总线带宽监视装置可以包括连接到公共总线的缓冲器单元，该缓冲器单元存储经由公共总线输入的数据;处理单元，其基于存储在缓冲器单元中的数据执行预定处理;以及检测单元，其基于所述缓冲器单元和所述处理单元之间的数据事务的状态来检测通过所述公共总线发送的数据的带宽。

3. 发明申请

US20120042111A1 BUS BANDWIDTH MONITORING DEVICE AND BUS BANDWIDTH MONITORING METHOD 审中-公开
标题翻译：总线带宽监视装置和总线带宽监视方法
公开(公告)号：US20120042111A1
公开(公告)日：2012-02-16
申请号：US13209942
申请日：2011-08-15
申请人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
发明人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
IPC分类号： G06F13/14
CPC分类号： G06F13/14
摘要： A bus bandwidth monitoring device may include a buffer unit that is connected to a common bus, the buffer unit storing data that has been input via the common bus, a processing unit that performs predetermined processing based on the data stored in the buffer unit, and a detection unit that detects a bandwidth of the data of the common bus based on a state of storage of the data that is input to the buffer unit through the common bus.
摘要翻译：总线带宽监视装置可以包括连接到公共总线的缓冲器单元，该缓冲器单元存储经由公共总线输入的数据;处理单元，其基于存储在缓冲器单元中的数据执行预定处理;以及检测单元，其基于通过公共总线输入到缓冲器单元的数据的存储状态来检测公共总线的数据的带宽。

4. 发明申请

US20120042110A1 BUS BANDWIDTH MONITORING DEVICE AND BUS BANDWIDTH MONITORING METHOD 有权
标题翻译：总线带宽监视装置和总线带宽监视方法
公开(公告)号：US20120042110A1
公开(公告)日：2012-02-16
申请号：US13207877
申请日：2011-08-11
申请人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
发明人： Keisuke Nakazono , Tomonori Yonemoto , Akira Ueno
IPC分类号： G06F13/36 , G06F13/14
CPC分类号： G06F13/14
摘要： A bus bandwidth monitoring device may include a buffer unit that is connected to a common bus, the buffer unit storing data that has been input via the common bus, a processing unit that performs predetermined processing based on the data stored in the buffer unit, and a detection unit that detects a bandwidth of data transmitted through the common bus based on a state of data transaction between the buffer unit and the processing unit.
摘要翻译：总线带宽监视装置可以包括连接到公共总线的缓冲器单元，该缓冲器单元存储经由公共总线输入的数据;处理单元，其基于存储在缓冲器单元中的数据执行预定处理;以及检测单元，其基于所述缓冲器单元和所述处理单元之间的数据事务的状态来检测通过所述公共总线发送的数据的带宽。

5. 发明申请

US20120203942A1 DATA PROCESSING APPARATUS 有权
标题翻译：数据处理设备
公开(公告)号：US20120203942A1
公开(公告)日：2012-08-09
申请号：US13367490
申请日：2012-02-07
申请人： Tomonori Yonemoto , Hideru Ikeda , Keisuke Nakazono
发明人： Tomonori Yonemoto , Hideru Ikeda , Keisuke Nakazono
IPC分类号： G06F3/00
CPC分类号： H03H17/02 , G06F5/10 , G06F5/16 , G06F13/28 , H03H2017/0298
摘要： A data processing apparatus may include a data acquisition unit, a buffer unit that includes a plurality of division buffers, a valid data area determination unit that calculates an area of valid data, a buffer state management unit that manages whether or not the data is stored in the division buffer, a data write control unit that writes data of a unit of the storage capacity of the division buffer, which at least includes data indicated to be valid data by the valid data information within the data, to the division buffer in which no data is stored, the division buffer being selected based on the management information, and a data read control unit that reads data indicated to be valid data by the valid data information from the division buffer in which data is stored, the division buffer being selected based on the management information.
摘要翻译：数据处理装置可以包括数据获取单元，包括多个分割缓冲器的缓冲单元，计算有效数据区域的有效数据区域确定单元，管理数据是否被存储的缓冲器状态管理单元在分割缓冲器中，数据写入控制单元将至少包括由数据中的有效数据信息指示为有效数据的数据的划分缓冲器的存储容量的单位的数据写入到其中，其中不存储数据，基于管理信息选择分割缓冲器，以及数据读取控制单元，其从存储数据的分割缓冲器读取由有效数据信息指示为有效数据的数据，选择分割缓冲器基于管理信息。

6. 发明授权

US09026697B2 Data processing apparatus 有权
标题翻译：数据处理装置
公开(公告)号：US09026697B2
公开(公告)日：2015-05-05
申请号：US13367490
申请日：2012-02-07
申请人： Tomonori Yonemoto , Hideru Ikeda , Keisuke Nakazono
发明人： Tomonori Yonemoto , Hideru Ikeda , Keisuke Nakazono
IPC分类号： H03H17/02 , G06F13/28 , G06F5/16 , G06F5/10
CPC分类号： H03H17/02 , G06F5/10 , G06F5/16 , G06F13/28 , H03H2017/0298
摘要： A data processing apparatus may include a data acquisition unit, a buffer unit that includes a plurality of division buffers, a valid data area determination unit that calculates an area of valid data, a buffer state management unit that manages whether or not the data is stored in the division buffer, a data write control unit that writes data of a unit of the storage capacity of the division buffer, which at least includes data indicated to be valid data by the valid data information within the data, to the division buffer in which no data is stored, the division buffer being selected based on the management information, and a data read control unit that reads data indicated to be valid data by the valid data information from the division buffer in which data is stored, the division buffer being selected based on the management information.
摘要翻译：数据处理装置可以包括数据获取单元，包括多个分割缓冲器的缓冲单元，计算有效数据区域的有效数据区域确定单元，管理数据是否被存储的缓冲器状态管理单元在分割缓冲器中，数据写入控制单元将至少包括由数据中的有效数据信息指示为有效数据的数据的划分缓冲器的存储容量的单位的数据写入到其中，其中不存储数据，基于管理信息选择分割缓冲器，以及数据读取控制单元，其从存储数据的分割缓冲器读取由有效数据信息指示为有效数据的数据，选择分割缓冲器基于管理信息。

7. 发明申请

US20120110283A1 DATA PROCESSING APPARATUS AND IMAGE PROCESSING APPARATUS 有权
标题翻译：数据处理设备和图像处理设备
公开(公告)号：US20120110283A1
公开(公告)日：2012-05-03
申请号：US13285499
申请日：2011-10-31
申请人： Keisuke Nakazono , Yoshinobu Tanaka , Akira Ueno
发明人： Keisuke Nakazono , Yoshinobu Tanaka , Akira Ueno
IPC分类号： G06F12/00
CPC分类号： G06T1/20
摘要： A data processing apparatus may include a plurality of buffer units that stores data, a data write control unit that writes input data to any one of the plurality of buffer units by exclusively controlling the plurality of buffer units, and a data read control unit that reads data to be output from any one of the plurality of buffer units by exclusively controlling the plurality of buffer units. The data write control unit may output a data write completion signal indicating that the writing of the data is completed when the writing of the input data is completed. The data read control unit may output a data read completion signal indicating that the reading of the data is completed when the reading of the data to be output is completed.
摘要翻译：数据处理装置可以包括存储数据的多个缓冲器单元，通过专门控制多个缓冲器单元将输入数据写入到多个缓冲器单元中的任何一个的数据写入控制单元，以及读取通过专门控制多个缓冲器单元从多个缓冲器单元中的任何一个缓冲器单元输出数据。当完成输入数据的写入时，数据写入控制单元可以输出指示数据的写入完成的数据写入完成信号。数据读取控制单元可以在完成对要输出的数据的读取时输出指示数据的读取完成的数据读取完成信号。

8. 发明授权

US07900021B2 Image processing apparatus and image processing method 有权
标题翻译：图像处理装置和图像处理方法
公开(公告)号：US07900021B2
公开(公告)日：2011-03-01
申请号：US10930355
申请日：2004-08-30
申请人： Keisuke Nakazono , Akira Ueno , Motoo Azuma
发明人： Keisuke Nakazono , Akira Ueno , Motoo Azuma
IPC分类号： G06F15/00 , G06F15/76
CPC分类号： H04N5/772 , H04N5/907 , H04N9/8047
摘要： An image processing apparatus for storing taken image data into a memory and for reading the stored image data to effect image processing thereof, including: a storage section for storing sequence codes that indicate processing procedures of a series of image processing for the image data; an image processing section for effecting the series of image processing on the read out image data; and a sequencer for controlling the image processing section based on the sequence codes read out from the storage section in effecting the series of image processing at the image processing section, wherein the sequence codes are composed of data coding all sequence instructions corresponding to the series of image processing and are tranferred and stored collectively from CPU to the storage section before starting the series of image processing every time when the series of image processing is to be effected.
摘要翻译：一种图像处理装置，用于将获取的图像数据存储到存储器中并用于读取存储的图像数据以进行其图像处理，包括：存储部分，用于存储指示用于图像数据的一系列图像处理的处理过程的序列代码; 用于对读出的图像数据进行一系列图像处理的图像处理部分; 以及序列发生器，用于基于从存储部分读出的序列码来控制图像处理部分，以实现图像处理部分的一系列图像处理，其中序列码由与所述序列号相对应的所有序列指令的数据编码每次当要进行一系列图像处理时，在开始一系列图像处理之前，从CPU向存储部分集中地传送和存储图像处理。

9. 发明授权

US07525577B2 Image processing apparatus and image processing method 有权
标题翻译：图像处理装置和图像处理方法
公开(公告)号：US07525577B2
公开(公告)日：2009-04-28
申请号：US10921393
申请日：2004-08-19
申请人： Keisuke Nakazono , Akira Ueno
发明人： Keisuke Nakazono , Akira Ueno
IPC分类号： H04N5/76
CPC分类号： H04N21/4184 , H04N5/2621 , H04N5/2628 , H04N5/772 , H04N5/907 , H04N21/4223 , H04N21/4334
摘要： Disclosed herein is an image processing apparatus including: a first memory for storing image data; a first write control section for, when image data are written into the first memory, writing the image data in different write sequence depending on whether a rotation of image is to be effected in forming the image or not; a first read control section for reading image data using read addresses and read sequence corresponding to the rotation of image when image data are read out from the first memory; a second memory for storing image data read out from the first memory; and a second write control section for writing image data into the second memory by write start address and write sequence corresponding to the rotation of the image stored in the first memory.
摘要翻译：本文公开了一种图像处理装置，包括：第一存储器，用于存储图像数据; 第一写入控制部分，用于当图像数据被写入到第一存储器中时，根据是否在形成图像时进行图像的旋转，以不同的写入顺序写入图像数据; 第一读取控制部分，用于当从第一存储器读出图像数据时，使用读取地址读取图像数据和对应于图像旋转的读取序列; 第二存储器，用于存储从第一存储器读出的图像数据; 以及第二写入控制部分，用于通过与存储在第一存储器中的图像的旋转相对应的写开始地址和写入顺序将图像数据写入第二存储器。

10. 发明授权

US07457470B2 Image processing apparatus 有权
标题翻译：图像处理装置
公开(公告)号：US07457470B2
公开(公告)日：2008-11-25
申请号：US11196621
申请日：2005-08-02
申请人： Keisuke Nakazono , Akira Ueno
发明人： Keisuke Nakazono , Akira Ueno
IPC分类号： G06K9/36
CPC分类号： H04N19/59 , H04N19/42 , H04N19/60
摘要： An image processing apparatus subjects, to image processing for reproduction, input compressed image data or compressed image data read from a recording medium, and the apparatus includes an expansion processing unit which subjects the compressed image data to expansion processing to obtain expanded image data. A storage unit stores the expanded image data. A resize unit reads, block by block, the expanded image data stored in the storage unit and then subjects the expanded image data to resize processing to obtain image data for display. A control unit controls execution of the resize processing by the resize unit in accordance with the number of expanded image data stored in the storage unit.
摘要翻译：图像处理装置对图像处理进行再现，输入压缩图像数据或从记录介质读取的压缩图像数据，并且该装置包括对压缩图像数据进行扩展处理以获得扩展图像数据的扩展处理单元。存储单元存储扩展图像数据。调整大小单元逐块读取存储在存储单元中的扩展图像数据，然后对扩展的图像数据进行调整大小处理以获得用于显示的图像数据。控制单元根据存储在存储单元中的扩展图像数据的数量来控制调整大小单元的调整大小处理的执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式