专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07779258B2 Method for controlling security function execution with a flexible, extendable, and non-forgable block 失效
标题翻译：用灵活，可扩展和不可阻止的块来控制安全功能执行的方法
公开(公告)号：US07779258B2
公开(公告)日：2010-08-17
申请号：US11534236
申请日：2006-09-22
申请人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
发明人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
IPC分类号： H04N7/16 , H04L9/00 , H04L9/32 , G06F17/30 , G06F7/04 , G06K9/00 , H03M1/68 , H04K1/00
CPC分类号： H04L9/0822 , H04L9/088 , H04L9/3242 , H04L9/3247 , H04L2209/04 , H04L2209/34
摘要： A method, article, and system for providing an effective implementation of data structures, and application programming interface (API) functions that allow secure execution of functions behind a secure boundary. The controlling mechanism is a flexible, extendable, and non-forgeable block that details how values and parameters behind the secure boundary can be changed. The invention allows for one entity to execute a security function that will normally require extensive authorizations or dual or multiple control. The method and system comprise instructions that are cryptographically protected against alteration or misuse, wherein the instructions further comprise a trusted block that defines security policies that are permitted when an application program employs the trusted block in APIs. The trusted block has a number of fields containing rules that provide an ability to limit how the trusted block is used, thereby reducing the risk of the trusted block being employed in unintended ways.
摘要翻译：一种用于提供有效实施数据结构的方法，文章和系统，以及允许安全执行安全边界后面的功能的应用程序编程接口（API）功能。控制机制是一个灵活，可扩展和不可伪造的块，详细介绍了安全边界背后的值和参数如何改变。本发明允许一个实体执行通常需要广泛授权或双重或多重控制的安全功能。所述方法和系统包括密码保护以防止改变或误用的指令，其中所述指令还包括定义在应用程序在API中使用所述可信块时允许的安全策略的可信块。可信块具有包含规则的多个字段，这些规则提供了限制如何使用受信任块的能力，从而降低以非预期的方式使用可信块的风险。

2. 发明申请

US20100031021A1 METHOD FOR IMPROVED KEY MANAGEMENT FOR ATMS AND OTHER REMOTE DEVICES 有权
标题翻译：改进主要管理和其他远程设备的方法
公开(公告)号：US20100031021A1
公开(公告)日：2010-02-04
申请号：US11534232
申请日：2006-09-22
申请人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
发明人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
IPC分类号： H04L9/00 , G06F21/00
CPC分类号： H04L9/3242 , H04L9/0637 , H04L9/0822 , H04L9/088 , H04L9/3247 , H04L63/0435 , H04L63/062 , H04L63/0823 , H04L63/123 , H04L63/20
摘要： A method, article, and system for providing an effective implementation of a data structure comprising instructions that are cryptographically protected against alteration or misuse, wherein the instructions further comprise a trusted block that defines specific key management policies that are permitted when an application program employs the trusted block in application programming interface (API) functions to generate or export symmetric cryptographic keys. The trusted block has a number of fields containing rules that provide an ability to limit how the trusted block is used, thereby reducing the risk of the trusted block being employed in unintended ways or with unintended keys.
摘要翻译：一种用于提供数据结构的有效实现的方法，制品和系统，所述数据结构包括密码保护以防止改变或误用的指令，其中所述指令还包括定义在应用程序采用所述应用程序时允许的特定密钥管理策略的可信任块应用程序编程接口（API）中的可信块功能用于生成或导出对称加密密钥。受信任的块具有包含提供限制如何使用受信任块的能力的规则的字段，从而降低以非预期的方式或非预期密钥使用可信块的风险。

3. 发明申请

US20080077794A1 METHOD FOR CONTROLLING SECURITY FUNCTION EXECUTION WITH A FLEXIBLE, ENTENDABLE, AND NON-FORGABLE BLOCK 失效
公开(公告)号：US20080077794A1
公开(公告)日：2008-03-27
申请号：US11534236
申请日：2006-09-22
申请人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
发明人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
IPC分类号： H04N7/16 , H04L9/00 , H04L9/32 , G06F17/30 , G06F7/04 , G06K9/00 , H03M1/68 , H04K1/00
CPC分类号： H04L9/0822 , H04L9/088 , H04L9/3242 , H04L9/3247 , H04L2209/04 , H04L2209/34
摘要： A method, article, and system for providing an effective implementation of data structures, and application programming interface (API) functions that allow secure execution of functions behind a secure boundary. The controlling mechanism is a flexible, extendable, and non-forgeable block that details how values and parameters behind the secure boundary can be changed. The invention allows for one entity to execute a security function that will normally require extensive authorizations or dual or multiple control. The method and system comprise instructions that are cryptographically protected against alteration or misuse, wherein the instructions further comprise a trusted block that defines security policies that are permitted when an application program employs the trusted block in APIs. The trusted block has a number of fields containing rules that provide an ability to limit how the trusted block is used, thereby reducing the risk of the trusted block being employed in unintended ways. This trusted block controls the critical values or parameters behind the secure boundary. Cryptographically secured data structures are provided that allow for breaking up the instructions in the trusted blocks in a number of steps without reducing the level of security. Systems that make use of the trusted block must provide two API functions; one that encapsulates the block under at least dual control, and one that process the instructions or rules in the trusted block. In particular the invention provides a method, article, and system for the effective implementation for securely transferring symmetric encryption keys to remote devices, such as Automated Teller Machines (ATMs), PIN entry devices, and point of sale terminals. It may also be used to exchange symmetric keys with another cryptographic system of any type, such as a Host Security Module (HSM) in a computer server.

4. 发明授权

US07908474B2 Method for improved key management for ATMs and other remote devices 有权
标题翻译：改进ATM和其他远程设备密钥管理的方法
公开(公告)号：US07908474B2
公开(公告)日：2011-03-15
申请号：US11534232
申请日：2006-09-22
申请人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
发明人： Todd W. Arnold , Elizabeth A. Dames , Carsten D. Frehr , Kurt S. Jacobsen , Michael J. Kelly , Mark D. Marik , Jesper Wiese
IPC分类号： H04L9/00 , G06F21/00
CPC分类号： H04L9/3242 , H04L9/0637 , H04L9/0822 , H04L9/088 , H04L9/3247 , H04L63/0435 , H04L63/062 , H04L63/0823 , H04L63/123 , H04L63/20
摘要： A method, article, and system for providing an effective implementation of a data structure comprising instructions that are cryptographically protected against alteration or misuse, wherein the instructions further comprise a trusted block that defines specific key management policies that are permitted when an application program employs the trusted block in application programming interface (API) functions to generate or export symmetric cryptographic keys. The trusted block has a number of fields containing rules that provide an ability to limit how the trusted block is used, thereby reducing the risk of the trusted block being employed in unintended ways or with unintended keys.
摘要翻译：一种用于提供数据结构的有效实现的方法，制品和系统，所述数据结构包括密码保护以防止改变或误用的指令，其中所述指令还包括定义在应用程序采用所述应用程序时允许的特定密钥管理策略的可信任块应用程序编程接口（API）中的可信块功能用于生成或导出对称加密密钥。受信任的块具有包含提供限制如何使用受信任块的能力的规则的字段，从而降低以非预期的方式或非预期密钥使用可信块的风险。

5. 发明授权

US09369274B2 Cipher text translation 有权
标题翻译：密码文本翻译
公开(公告)号：US09369274B2
公开(公告)日：2016-06-14
申请号：US13542841
申请日：2012-07-06
申请人： Todd W. Arnold , Elizabeth A. Dames , Mark D. Marik
发明人： Todd W. Arnold , Elizabeth A. Dames , Mark D. Marik
IPC分类号： G06F11/30 , H04L9/06 , G06F21/62 , H04L9/08
CPC分类号： H04L9/0618 , G06F21/6209 , H04L9/088
摘要： A computer system includes memory configured to store information regarding predetermined conditions of an encryption operation and a processor configured to analyze an inbound key and an outbound key of the encryption operation. The processor is also configured to determine that the encryption operation includes a translation from a first class of encryption to a second class of encryption based on the analyzing the inbound key and the outbound key, and to determine whether the translation is permitted based on the predetermined conditions.
摘要翻译：计算机系统包括被配置为存储关于加密操作的预定条件的信息的存储器和被配置为分析加密操作的入站密钥和出站密钥的处理器。处理器还被配置为基于分析入站密钥和出站密钥来确定加密操作包括从第一类加密到第二类加密的翻译，并且基于预定的密码来确定是否允许翻译条件。

6. 发明申请

US20140013122A1 CIPHER TEXT TRANSLATION 有权
标题翻译： CIPHER文本翻译
公开(公告)号：US20140013122A1
公开(公告)日：2014-01-09
申请号：US13542841
申请日：2012-07-06
申请人： Todd W. Arnold , Elizabeth A. Dames , Mark D. Marik
发明人： Todd W. Arnold , Elizabeth A. Dames , Mark D. Marik
IPC分类号： G06F21/00
CPC分类号： H04L9/0618 , G06F21/6209 , H04L9/088
摘要： A computer system includes memory configured to store information regarding predetermined conditions of an encryption operation and a processor configured to analyze an inbound key and an outbound key of the encryption operation. The processor is also configured to determine that the encryption operation includes a translation from a first class of encryption to a second class of encryption based on the analyzing the inbound key and the outbound key, and to determine whether the translation is permitted based on the predetermined conditions.
摘要翻译：计算机系统包括被配置为存储关于加密操作的预定条件的信息的存储器和被配置为分析加密操作的入站密钥和出站密钥的处理器。处理器还被配置为基于分析入站密钥和出站密钥来确定加密操作包括从第一类加密到第二类加密的翻译，并且基于预定的密码来确定是否允许翻译条件。

7. 发明授权

US06981165B2 Method and apparatus for handling an interrupt from a real-time clock to increment a program clock 有权
标题翻译：用于处理来自实时时钟的中断以递增程序时钟的方法和装置
公开(公告)号：US06981165B2
公开(公告)日：2005-12-27
申请号：US10233731
申请日：2002-09-03
申请人： Mark D. Marik
发明人： Mark D. Marik
IPC分类号： G06F1/14 , G06F1/12
CPC分类号： G06F1/14
摘要： A method and apparatus for handling an interrupt from a real-time clock to increment a program clock in a computer system while compensating for missed interrupts due to contention on a system bus from a DMA controller or the like. In accordance with the invention, a count is stored representing a cumulative interval of time that has elapsed without a corresponding incrementing of the program clock. In response to an interrupt from the real-time clock, the processor transfers control to an interrupt handling routine, which determines the interval of time that has elapsed since the previous real-time clock interrupt and increments the cumulative interval of time by the actual interval of time that has elapsed since the previous real-time clock interrupt. If the cumulative interval of time is greater than an expected interval of time between real-time clock interrupts, the interrupt handling routine iteratively increments the program clock and decrements the cumulative interval of time to reflect incrementing of the program clock until the cumulative interval of time is less than the expected interval of time between real-time clock interrupts.
摘要翻译：一种用于处理来自实时时钟的中断以递增计算机系统中的程序时钟的方法和装置，同时补偿由于来自DMA控制器等的系统总线上的争用导致的中断。根据本发明，存储表示在没有相应递增的程序时钟的情况下经过的累积时间间隔的计数。响应于来自实时时钟的中断，处理器将控制器传送到中断处理例程，该中断处理程序确定从先前的实时时钟中断起经过的时间间隔，并将累积的时间间隔增加实际间隔从上一次实时时钟中断开始的时间。如果累积时间间隔大于实时时钟中断之间的期望时间间隔，则中断处理程序会迭代地增加程序时钟，并减少累积时间间隔，以反映程序时钟的增加，直到累积时间间隔小于实时时钟中断之间的预期间隔时间。

8. 发明授权

US5168275A Method and apparatus for decoding two frequency (F/2F) data signals 失效
标题翻译：用于解码两个频率（F / 2F）数据信号的方法和装置
公开(公告)号：US5168275A
公开(公告)日：1992-12-01
申请号：US477320
申请日：1990-02-07
申请人： Clarence Harrison , Mark D. Marik , Roger L. Posthumus
发明人： Clarence Harrison , Mark D. Marik , Roger L. Posthumus
IPC分类号： G06K7/00 , G06K7/08 , G11B20/10 , G11B20/14 , H04L25/49 , H04L27/14
CPC分类号： G11B20/1419
摘要： A two-frequency data signal, also known as a biphase or F/2F signal, is accurately decoded by sampling the signal and digitizing the samples to provide a series of digital values representing the signal. An intelligent digital filter manipulates the digital values to decode the signal, by detecting the peaks in the sampled signal and decoding the signal by analyzing the location and amplitudes of the peaks. Only peaks which are outside a guard band may be detected. If the signal cannot be properly decoded with a wide guard band, the guard band may be repeatedly narrowed, until a minimum guard band is reached.Bits are identified by comparing the displacements between peaks to a bit cell width. An even number of displacements indicates a `0` bit, and an odd number of displacements indicates a `1` bit. Once a bit is decoded, the bit cell width is incremented by a predetermined amount if the bit cell width is wider than the current bit cell width, and is decremented by a predetermined amount if the decoded bit cell width is narrower than the current bit cell width. If no peaks are found within a maximum allowable bit cell width, this area is delimited as bad. An attempt is made to decode the bits in the bad area by analyzing all peaks without regard to a guard band. After decoding, the bits are converted into bytes. Parity and longitudinal redundancy code checks are used to correct bad bits.

9. 发明授权

US5298897A Method and apparatus for decoding two frequency (f/sf) data signals 失效
标题翻译：解码两个频率（f / 2f）数据信号的方法和装置
公开(公告)号：US5298897A
公开(公告)日：1994-03-29
申请号：US822595
申请日：1992-01-17
申请人： Clarence Harrison , Mark D. Marik , Roger L. Posthumus
发明人： Clarence Harrison , Mark D. Marik , Roger L. Posthumus
IPC分类号： G06K7/00 , G06K7/08 , G11B20/10 , G11B20/14 , H04L25/49 , H04L27/14 , H03M5/12
CPC分类号： G11B20/1419
摘要： A two-frequency data signal, also known as a biphase or F/2F signal, is accurately decoded by sampling the signal and digitizing the samples to provide a series of digital values representing the signal. An intelligent digital filter manipulates the digital values to decode the signal, by detecting the peaks in the sampled signal and decoding the signal by analyzing the location and amplitudes of the peaks. Only peaks which are outside a guard band may be detected. If the signal cannot be properly decoded with a wide guard band, the guard band may be repeatedly narrowed, until a minimum guard band is reached. Bits are identified by comparing the displacements between peaks to a bit cell width. An even number of displacements indicates a `0` bit, and an odd number of displacements indicates a `1` bit. After decoding, the bits are converted into bytes. Parity and longitudinal redundancy code checks are used to correct bad bits. During decoding, many indications of a degraded signal may be obtained. If a degraded signal is indicated, the host computer is notified, even though the signal was properly read. Card replacement can then be initiated at the first signs of signal degradation, before the data signal becomes unreadable.
摘要翻译：也称为双相或F / 2F信号的双频数据信号通过对信号进行采样并对样本进行数字化来精确地解码，以提供表示信号的一系列数字值。智能数字滤波器通过检测采样信号中的峰值并通过分析峰值的位置和振幅对信号进行解码，来操纵数字值对信号进行解码。只能检测到保护带外的峰值。如果信号不能用宽的保护频带正确解码，则保护频段可能会被重复变窄，直到达到最小保护频带。通过将峰之间的位移与位单元宽度进行比较来识别位。偶数位移表示“0”位，奇数位移表示“1”位。解码之后，这些位被转换成字节。奇偶校验和纵向冗余码检查用于校正坏位。在解码期间，可以获得许多恶化信号的指示。如果指示了降级信号，即使信号被正确读取，也会通知主计算机。然后，在数据信号变得不可读之前，可以在信号劣化的第一个迹象处启动卡替换。

10. 发明申请

US20110321023A1 Concurrent Embedded Application Update 失效
标题翻译：并行嵌入式应用程序更新
公开(公告)号：US20110321023A1
公开(公告)日：2011-12-29
申请号：US12822799
申请日：2010-06-24
申请人： Michael D. Hocker , Mark D. Marik , Jimmie R. Mayfield, JR.
发明人： Michael D. Hocker , Mark D. Marik , Jimmie R. Mayfield, JR.
IPC分类号： G06F9/445 , G06F9/44
CPC分类号： G06F8/656
摘要： Providing concurrent embedded application updates comprising a first computer processor for executing a first embedded application, the executing generating a first plurality of processing threads, the first computer processor coupled to a first storage location and a second storage location. The first computer processor configured to accept and process instructions from a host system, receive one or more notifications indicating that a second embedded application has been successfully loaded into one of the first storage location and the second storage location, terminate execution of the first plurality of processing threads in response to receiving the one or more notifications, and execute the second embedded application while continuing to accept instructions from the host system and without restarting in response to receiving the one or more notifications.
摘要翻译：提供并发的嵌入式应用程序更新，包括用于执行第一嵌入式应用程序的第一计算机处理器，所述执行生成第一多个处理线程，所述第一计算机处理器耦合到第一存储位置和第二存储位置。被配置为接受和处理来自主机系统的指令的第一计算机处理器，接收指示第二嵌入式应用已成功加载到第一存储位置和第二存储位置之一的一个或多个通知，终止第一多个响应于接收到一个或多个通知来处理线程，并且在继续接受来自主机系统的指令的同时执行第二嵌入式应用，并且响应于接收到一个或多个通知而不重新启动。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式