会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Secondary graphics processor control system
    • 二级图形处理器控制系统
    • US09110664B2
    • 2015-08-18
    • US13452181
    • 2012-04-20
    • Thomas P. LanzoniAjay KwatraRandall E. Juenger
    • Thomas P. LanzoniAjay KwatraRandall E. Juenger
    • G06F15/16G06F1/32G06F9/50
    • G06F1/3218G06F1/3212G06F1/3265G06F9/5094Y02D10/153Y02D10/174Y02D10/22
    • A secondary graphics processor control system includes a secondary graphics processor. A controller is coupled to the secondary graphics processor. The controller detects the start of an application that is associated with a secondary graphics processor and then determines a power capability of a battery. The controller then either prevents enablement of the secondary graphics processor if the power capability is below a predetermined threshold such that only a primary graphics processor processes graphics for the application, or allows enablement of the secondary graphics processor if the power capability is above the predetermined threshold such that the secondary graphics processor processing graphics for the application. The primary graphics processor may be an integrated graphics processing unit (iGPU) provided by a system processor that is mounted to a board, and the secondary graphics processor may be a discrete graphics processing unit (dGPU) that is coupled to the board.
    • 辅助图形处理器控制系统包括辅助图形处理器。 控制器耦合到辅助图形处理器。 控制器检测与二级图形处理器相关联的应用的开始,然后确定电池的功率能力。 然后,如果功率能力低于预定阈值,则控制器可以防止辅助图形处理器的启用,使得只有主图形处理器处理应用的图形,或者如果功率能力高于预定阈值则允许辅助图形处理器的启用 使二级图形处理器处理图形的应用。 主图形处理器可以是由安装到板的系统处理器提供的集成图形处理单元(iGPU),并且辅助图形处理器可以是耦合到板的分立图形处理单元(dGPU)。
    • 2. 发明申请
    • SECONDARY GRAPHICS PROCESSOR CONTROL SYSTEM
    • 二次图形处理器控制系统
    • US20130278613A1
    • 2013-10-24
    • US13452181
    • 2012-04-20
    • Thomas P. LanzoniAjay KwatraRandall E. Juenger
    • Thomas P. LanzoniAjay KwatraRandall E. Juenger
    • G06F15/16G06F13/14
    • G06F1/3218G06F1/3212G06F1/3265G06F9/5094Y02D10/153Y02D10/174Y02D10/22
    • A secondary graphics processor control system includes a secondary graphics processor. A controller is coupled to the secondary graphics processor. The controller detects the start of an application that is associated with a secondary graphics processor and then determines a power capability of a battery. The controller then either prevents enablement of the secondary graphics processor if the power capability is below a predetermined threshold such that only a primary graphics processor processes graphics for the application, or allows enablement of the secondary graphics processor if the power capability is above the predetermined threshold such that the secondary graphics processor processing graphics for the application. The primary graphics processor may be an integrated graphics processing unit (iGPU) provided by a system processor that is mounted to a board, and the secondary graphics processor may be a discrete graphics processing unit (dGPU) that is coupled to the board.
    • 辅助图形处理器控制系统包括辅助图形处理器。 控制器耦合到辅助图形处理器。 控制器检测与二级图形处理器相关联的应用的开始,然后确定电池的功率能力。 然后,如果功率能力低于预定阈值,则控制器可防止辅助图形处理器的启用,使得只有主图形处理器处理用于应用的图形,或者如果功率能力高于预定阈值则允许辅助图形处理器的启用 使二级图形处理器处理图形的应用。 主图形处理器可以是由安装到板的系统处理器提供的集成图形处理单元(iGPU),并且辅助图形处理器可以是耦合到板的分立图形处理单元(dGPU)。
    • 3. 发明授权
    • Powered newcard connector
    • 动力新卡连接器
    • US07155624B2
    • 2006-12-26
    • US10675485
    • 2003-09-30
    • Ajay Kwatra
    • Ajay Kwatra
    • G06F1/26
    • G06F1/266
    • In a method and system for transferring power from a first subsystem to a second subsystem of a computer via a Newcard device, a first port of the device having a first connector is used to electrically connect the first subsystem to the device. The first connector includes at least one pin terminal to transfer the power and at least one pin terminal coupled to an SMbus of the computer. A second port of the device having a second connector is used to electrically couple the device to the second subsystem. The second connector includes at least one pin terminal to transfer the power. An identifier stored in the device is read by the first subsystem to uniquely identify the device. In response to the identifier, the first subsystem controls an amount of the power transferred to the device.
    • 在用于经由新卡设备将功率从第一子系统传送到计算机的第二子系统的方法和系统中,具有第一连接器的设备的第一端口用于将第一子系统电连接到设备。 第一连接器包括至少一个用于传送电力的引脚端子和耦合到计算机的SMbus的至少一个引脚端子。 具有第二连接器的设备的第二端口用于将设备电耦合到第二子系统。 第二连接器包括至少一个用于传送电力的引脚端子。 存储在设备中的标识符被第一子系统读取以唯一地标识该设备。 响应于标识符,第一子系统控制传送到设备的功率量。
    • 6. 发明授权
    • Information handling system that supplies power to a memory expansion board
    • 向存储器扩展板供电的信息处理系统
    • US08209553B2
    • 2012-06-26
    • US12362885
    • 2009-01-30
    • Srinivas Rao KamepalliAjay Kwatra
    • Srinivas Rao KamepalliAjay Kwatra
    • G06F1/00G06F15/177
    • G06F1/26
    • An information handling system (“IHS”) including a processor, a memory controller coupled to the processor, and a memory device interface coupled to the memory controller is provided. The IHS also includes a voltage control circuit, coupled to the interface, for determining whether the interface is coupled to a memory expansion board or a memory device. In response to determining that the interface is coupled to a memory device, the circuit activates a first voltage regulator for supplying a first level of voltage. In response to determining that the interface is coupled to a memory expansion board, the circuit activates a second voltage regulator for supplying a second level of voltage.
    • 提供了包括处理器,耦合到处理器的存储器控​​制器和耦合到存储器控制器的存储器件接口的信息处理系统(“IHS”)。 IHS还包括耦合到接口的电压控制电路,用于确定接口是否耦合到存储器扩展板或存储器件。 响应于确定接口耦合到存储器件,电路激活用于提供第一电平电平的第一电压调节器。 响应于确定接口耦合到存储器扩展板,电路激活用于提供第二电平电平的第二电压调节器。
    • 7. 发明授权
    • Information handling system that supplies power to a memory expansion board
    • 向存储器扩展板供电的信息处理系统
    • US07546472B2
    • 2009-06-09
    • US11107176
    • 2005-04-15
    • Srinivas Rao KamepalliAjay Kwatra
    • Srinivas Rao KamepalliAjay Kwatra
    • G06F1/00G06F11/00G06F15/177
    • G06F1/26
    • An information handling system (“IHS”) including a processor, a memory controller coupled to the processor, and a memory device interface coupled to the memory controller is provided. The IHS also includes a voltage control circuit, coupled to the interface, for determining whether the interface is coupled to a memory expansion board or a memory device. In response to determining that the interface is coupled to a memory device, the circuit activates a first voltage regulator for supplying a first level of voltage. In response to determining that the interface is coupled to a memory expansion board, the circuit activates a second voltage regulator for supplying a second level of voltage.
    • 提供了包括处理器,耦合到处理器的存储器控​​制器和耦合到存储器控制器的存储器件接口的信息处理系统(“IHS”)。 IHS还包括耦合到接口的电压控制电路,用于确定接口是否耦合到存储器扩展板或存储器件。 响应于确定接口耦合到存储器件,电路激活用于提供第一电平电平的第一电压调节器。 响应于确定接口耦合到存储器扩展板,电路激活用于提供第二电平电平的第二电压调节器。