会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明申请
    • Method and apparatus for user authentication
    • 用户认证方法和装置
    • US20070050618A1
    • 2007-03-01
    • US11217003
    • 2005-08-31
    • Pierre RouxMarco FrattiMadjid Nakhjiri
    • Pierre RouxMarco FrattiMadjid Nakhjiri
    • H04L9/00
    • H04L9/321H04L9/3231H04L9/3273H04L2209/56
    • The invention provides for secure end-to-end user authentication by a remote server communicating with a communication device. The communication device further communicates with an authentication device, which provides a user authentication message to the communication device for forwarding to the remote server. The authentication device comprises a data store for storing user authentication credentials. A user authentication processor performs a local authentication of a user of the authentication device in response to a user input. An authentication processor generates the authentication message if the user authentication is valid. The authentication processor implements a cryptographic function based on the user authentication credentials. A transmitter then transmits the authentication message to the at least one communication device.
    • 本发明提供了与通信设备通信的远程服务器的安全的端到端用户认证。 通信装置还与认证装置通信,认证装置向通信装置提供用户认证消息,以转发到远程服务器。 认证设备包括用于存储用户认证证书的数据存储器。 用户认证处理器响应于用户输入执行认证设备的用户的本地认证。 如果用户认证有效,则认证处理器生成认证消息。 认证处理器基于用户认证证书实现加密功能。 然后,发射机将认证消息发送到至少一个通信设备。
    • 10. 发明授权
    • Clock recovery circuit
    • 时钟恢复电路
    • US4744096A
    • 1988-05-10
    • US4409
    • 1987-01-20
    • Pierre Roux
    • Pierre Roux
    • H03K5/00H04L7/033H04L25/40H04L27/00H03D3/24
    • H04L7/0334
    • A clock recovery circuit having two inputs (Vx, Vy) for receiving the in-phase and quadrature paths respectively from a demodulator, said clock recovery circuit comprising a first module (30) which includes a phase lock loop (15) and provides an output having a spectrum line at the clock frequency, said clock recovery circuit further comprising two second clock recovery modules (31, 32), each second clock recovery module having a first input (33, 34) connected to a respective one of the two demodulated paths (Vx, Vy) and a second input (35, 36) connected to the output from the first module (30), each of said second modules comprising, in succession from said first input, a sampled threshold device (37, 38, 39, 40) for providing the sign of the signal conveyed by the corresponding path and the sign of the error, and which may be made use of by circuits for performing signal regeneration per se, a phase estimator circuit (41, 42), a filter circuit (43, 44), and a voltage controlled phase shifter circuit (45, 46) controlled by the voltage output from the filter circuit and connected to shift the phase of the signal applied to the second input (35, 36) prior to its application to the threshold circuit.
    • 一种时钟恢复电路,具有分别从解调器接收同相和正交路径的两个输入端(Vx,Vy),所述时钟恢复电路包括第一模块(30),该第一模块(30)包括锁相环(15),并提供输出 具有时钟频率的频谱线,所述时钟恢复电路还包括两个第二时钟恢复模块(31,32),每个第二时钟恢复模块具有连接到两个解调路径中的相应一个的第一输入端(33,34) (Vx,Vy)和连接到来自第一模块(30)的输出的第二输入(35,36),每个所述第二模块从所述第一输入连续包括采样阈值装置(37,38,39 ,40),用于提供由相应路径传送的信号的符号和误差的符号,并且可以由用于执行信号再生本身的电路使用相位估计器电路(41,42),滤波器 电路(43,44)和电压控制相位 移位器电路(45,46)由从滤波器电路输出的电压控制并连接以在施加到阈值电路之前移动施加到第二输入端(35,36)的信号的相位。