会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Synchronous semiconductor memory device
    • 同步半导体存储器件
    • US5384745A
    • 1995-01-24
    • US46333
    • 1993-04-14
    • Yasuhiro KonishiTakayuki MiyamotoTakeshi KajimotoHisashi Iwamoto
    • Yasuhiro KonishiTakayuki MiyamotoTakeshi KajimotoHisashi Iwamoto
    • G11C7/10G11C8/12G11C8/00
    • G11C7/1072G11C7/10G11C7/1006G11C8/12
    • Memory arrays are divided into banks which can be operated independent from each other. Read data storing registers and write data storing registers operating independent from each other are provided for the banks. The memory array is divided into a plurality of small array blocks, local IO lines are arranged corresponding to each array block, and the local IO lines are connected to global IO lines. The global IO lines are connected to preamplifier groups and to write buffer groups. By control signal generating circuits and by a register control circuit, inhibition of writing of a desired bit only during successive writing operation can be done, data can be collectively written to the selected memory cells when the final data is input if the data writing should be stopped before reaching the wrap length in successive writing, and the timing for activating the memory array when the write cycle should be repeatedly carried out can be delayed. A synchronous semiconductor memory device having small chip area, high speed of operation, low power consumption and multiple functions is provided.
    • 存储器阵列被分成可以相互独立操作的存储体。 为银行提供读取数据存储寄存器和彼此独立操作的写入数据存储寄存器。 存储器阵列被分成多个小阵列块,对应于每个阵列块布置本地IO线,并且本地IO线连接到全局IO线。 全局IO线连接到前置放大器组并写入缓冲组。 通过控制信号发生电路和寄存器控制电路,可以仅在连续写入操作期间禁止对所需位的写入,如果数据写入应当是数据写入时,可以将数据集中写入所选存储单元 在连续写入之前到达卷绕长度之前停止,并且可以延迟在重复执行写入周期时激活存储器阵列的定时。 提供了具有小芯片面积,高运行速度,低功耗和多种功能的同步半导体存储器件。
    • 4. 发明授权
    • Synchronous semiconductor memory device
    • 同步半导体存储器件
    • US5594704A
    • 1997-01-14
    • US419566
    • 1995-04-10
    • Yasuhiro KonishiTakayuki MiyamotoTakeshi KajimotoHisashi Iwamoto
    • Yasuhiro KonishiTakayuki MiyamotoTakeshi KajimotoHisashi Iwamoto
    • G11C7/10G11C8/12G11C8/00
    • G11C8/12G11C7/10G11C7/1006G11C7/1072
    • Memory arrays are divided into banks which can be operated independent from each other. Read data storing registers and write data storing registers operating independent from each other are provided for the banks. The memory array is divided into a plurality of small array blocks, local IO lines are arranged corresponding to each array block, and the local IO lines are connected to global IO lines. The global IO lines are connected to preamplifier groups and to write buffer groups. By control signal generating circuits and by a register control circuit, inhibition of writing of a desired bit only during successive writing operation can be done, data can be collectively written to the selected memory cells when the final data is input if the data writing should be stopped before reaching the wrap length in successive writing, and the timing for activating the memory array when the write cycle should be repeatedly carried out can be delayed. A synchronous semiconductor memory device having small chip area, high speed of operation, low power consumption and multiple functions is provided.
    • 存储器阵列被分成可以相互独立操作的存储体。 为银行提供读取数据存储寄存器和彼此独立操作的写入数据存储寄存器。 存储器阵列被分成多个小阵列块,对应于每个阵列块布置本地IO线,并且本地IO线连接到全局IO线。 全局IO线连接到前置放大器组并写入缓冲组。 通过控制信号发生电路和寄存器控制电路,可以仅在连续写入操作期间禁止写入期望的位,如果数据写入应该是数据写入时,可以将数据集中写入所选择的存储器单元 在连续写入之前到达卷绕长度之前停止,并且可以延迟在重复执行写入周期时激活存储器阵列的定时。 提供了具有小芯片面积,高运行速度,低功耗和多种功能的同步半导体存储器件。