专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07825646B2 Step-up converter 有权
标题翻译：升压转换器
公开(公告)号：US07825646B2
公开(公告)日：2010-11-02
申请号：US11905399
申请日：2007-09-28
申请人： Takuya Ishii , Mikio Motomori , Junichi Morita , Takashi Ryu , Masaaki Koto , Makoto Ishimaru , Kazuhito Kimura , Satoshi Wada
发明人： Takuya Ishii , Mikio Motomori , Junichi Morita , Takashi Ryu , Masaaki Koto , Makoto Ishimaru , Kazuhito Kimura , Satoshi Wada
IPC分类号： G05F1/40
CPC分类号： H02M3/156
摘要： The present invention provides a current-mode control step-up converter capable of reducing the minimum duty ratio to a sufficiently small value and facilitating the setting of the maximum duty ratio. The step-up converter comprises a current detector 9 for generating a current detection signal Vc corresponding to the current of a rectifier 4; an error amplifier 8 for generating an error signal Ve corresponding to an output DC voltage Vo; and a control circuit 10 for turning ON/OFF the main switch 3 on the basis of the current detection signal Vc and the error signal Ve. The control circuit 10 comprises a comparator 11 and a timer circuit 12. With this configuration, the ON time of the main switch 3 is set at a predetermined value, and the valley value of an inductor current changing in a triangular waveform is controlled. Hence, the OFF time of the main switch is adjusted to stabilize the output. Since the ON time of the main switch 3 can be set as desired, the minimum duty ratio can be reduced to zero or a sufficiently small value.
摘要翻译：本发明提供了一种电流模式控制升压转换器，其能够将最小占空比降低到足够小的值，并且有助于设定最大占空比。升压转换器包括用于产生与整流器4的电流相对应的电流检测信号Vc的电流检测器9; 用于产生对应于输出DC电压Vo的误差信号Ve的误差放大器8; 以及用于根据电流检测信号Vc和误差信号Ve导通/断开主开关3的控制电路10。控制电路10包括比较器11和定时器电路12.通过这种配置，主开关3的接通时间被设定为预定值，并且控制以三角波形变化的电感器电流的谷值。因此，主开关的断开时间被调节以稳定输出。由于可以根据需要设定主开关3的导通时间，所以可以将最小占空比降低到零或足够小的值。

2. 发明申请

US20080211475A1 Step-up converter 有权
标题翻译：升压转换器
公开(公告)号：US20080211475A1
公开(公告)日：2008-09-04
申请号：US11905399
申请日：2007-09-28
申请人： Takuya Ishii , Mikio Motomori , Junichi Morita , Takashi Ryu , Masaaki Koto , Makoto Ishimaru , Kazuhito Kimura , Satoshi Wada
发明人： Takuya Ishii , Mikio Motomori , Junichi Morita , Takashi Ryu , Masaaki Koto , Makoto Ishimaru , Kazuhito Kimura , Satoshi Wada
IPC分类号： G05F1/565
CPC分类号： H02M3/156
摘要： The present invention provides a current-mode control step-up converter capable of reducing the minimum duty ratio to a sufficiently small value and facilitating the setting of the maximum duty ratio. The step-up converter comprises a current detector 9 for generating a current detection signal Vc corresponding to the current of a rectifier 4; an error amplifier 8 for generating an error signal Ve corresponding to an output DC voltage Vo; and a control circuit 10 for turning ON/OFF the main switch 3 on the basis of the current detection signal Vc and the error signal Ve. The control circuit 10 comprises a comparator 11 and a timer circuit 12. With this configuration, the ON time of the main switch 3 is set at a predetermined value, and the valley value of an inductor current changing in a triangular waveform is controlled. Hence, the OFF time of the main switch is adjusted to stabilize the output. Since the ON time of the main switch 3 can be set as desired, the minimum duty ratio can be reduced to zero or a sufficiently small value.
摘要翻译：本发明提供了一种电流模式控制升压转换器，其能够将最小占空比降低到足够小的值，并且有助于设定最大占空比。升压转换器包括用于产生与整流器4的电流相对应的电流检测信号Vc的电流检测器9; 用于产生对应于输出DC电压Vo的误差信号Ve的误差放大器8; 以及用于根据电流检测信号Vc和误差信号Ve导通/断开主开关3的控制电路10。控制电路10包括比较器11和定时器电路12。利用这种配置，主开关3的接通时间被设定为预定值，并且控制以三角波形变化的电感器电流的谷值。因此，主开关的断开时间被调节以稳定输出。由于可以根据需要设定主开关3的导通时间，所以可以将最小占空比降低到零或足够小的值。

3. 发明申请

US20080252354A1 OUTPUT CIRCUIT 有权
标题翻译：输出电路
公开(公告)号：US20080252354A1
公开(公告)日：2008-10-16
申请号：US12059789
申请日：2008-03-31
申请人： Masaaki Koto , Kazuhito Kimura , Kazuyuki Moritake , Takuya Ishii
发明人： Masaaki Koto , Kazuhito Kimura , Kazuyuki Moritake , Takuya Ishii
IPC分类号： H03K5/08 , H03L5/00
CPC分类号： H03K19/018521
摘要： An output circuit includes an output block and a predrive block for driving the output block based on an input signal. The predrive block has a clamp unit connected between the gate terminal of a first output transistor and the gate terminal of a second output transistor to limit the potential of the gate terminal of the first output transistor to a value of not more than a first potential and limit the potential of the gate terminal of the second output transistor to a value of not less than a second potential.
摘要翻译：输出电路包括输出块和用于基于输入信号驱动输出块的预驱动块。预驱动块具有连接在第一输出晶体管的栅极端子和第二输出晶体管的栅极端子之间的钳位单元，以将第一输出晶体管的栅极端子的电位限制在不大于第一电位的值;以及将第二输出晶体管的栅极端子的电位限制在不小于第二电位的值。

4. 发明授权

US07348800B2 Level shift circuit 有权
标题翻译：电平移位电路
公开(公告)号：US07348800B2
公开(公告)日：2008-03-25
申请号：US11495774
申请日：2006-07-31
申请人： Masaaki Koto , Kazuhito Kimura , Takuya Ishii , Kazuyuki Moritake
发明人： Masaaki Koto , Kazuhito Kimura , Takuya Ishii , Kazuyuki Moritake
IPC分类号： H03K19/0175
CPC分类号： H03K3/356104
摘要： A level shift circuit has a driving circuit and an output circuit. The driving circuit has a clamp circuit for receiving first and second bias potentials, outputting first and second drive signals which are not less than a reference potential, less than the first bias potential, and complementary to each other, and also outputting third and fourth drive signals which are higher than the second bias potential, not more than a power source potential, and complementary to each other. The output circuit has a first output transistor of a first conductivity type and a second output transistor of a second conductivity type which are connected in series to each other. The first output transistor has a gate for receiving the first drive signal and one electrode for receiving the reference potential. The second output transistor has a gate for receiving the third drive signal and one electrode for receiving the power source potential.
摘要翻译：电平移位电路具有驱动电路和输出电路。驱动电路具有用于接收第一和第二偏置电位的钳位电路，输出小于第一偏置电位并且彼此互补的不小于参考电位的第一和第二驱动信号，并且还输出第三和第四驱动高于第二偏置电位的信号，不大于电源电位，彼此互补。输出电路具有彼此串联连接的第一导电类型的第一输出晶体管和第二导电类型的第二输出晶体管。第一输出晶体管具有用于接收第一驱动信号的栅极和用于接收参考电位的一个电极。第二输出晶体管具有用于接收第三驱动信号的栅极和用于接收电源电位的一个电极。

5. 发明授权

US07737735B2 Output circuit for outputting a signal with a high-voltage amplitude 有权
标题翻译：用于输出具有高电压幅度的信号的输出电路
公开(公告)号：US07737735B2
公开(公告)日：2010-06-15
申请号：US12059789
申请日：2008-03-31
申请人： Masaaki Koto , Kazuhito Kimura , Kazuyuki Moritake , Takuya Ishii
发明人： Masaaki Koto , Kazuhito Kimura , Kazuyuki Moritake , Takuya Ishii
IPC分类号： H03K3/00
CPC分类号： H03K19/018521
摘要： An output circuit includes an output block and a predrive block for driving the output block based on an input signal. The predrive block has a clamp unit connected between the gate terminal of a first output transistor and the gate terminal of a second output transistor to limit the potential of the gate terminal of the first output transistor to a value of not more than a first potential and limit the potential of the gate terminal of the second output transistor to a value of not less than a second potential.
摘要翻译：输出电路包括输出块和用于基于输入信号驱动输出块的预驱动块。预驱动块具有连接在第一输出晶体管的栅极端子和第二输出晶体管的栅极端子之间的钳位单元，以将第一输出晶体管的栅极端子的电位限制在不大于第一电位的值;以及将第二输出晶体管的栅极端子的电位限制在不小于第二电位的值。

6. 发明申请

US20070085566A1 Level shift circuit 有权
标题翻译：电平移位电路
公开(公告)号：US20070085566A1
公开(公告)日：2007-04-19
申请号：US11495774
申请日：2006-07-31
申请人： Masaaki Koto , Kazuhito Kimura , Takuya Ishii , Kazuyuki Moritake
发明人： Masaaki Koto , Kazuhito Kimura , Takuya Ishii , Kazuyuki Moritake
IPC分类号： H03K19/0175
CPC分类号： H03K3/356104
摘要： A level shift circuit has a driving circuit and an output circuit. The driving circuit has a clamp circuit for receiving first and second bias potentials, outputting first and second drive signals which are not less than a reference potential, less than the first bias potential, and complementary to each other, and also outputting third and fourth drive signals which are higher than the second bias potential, not more than a power source potential, and complementary to each other. The output circuit has a first output transistor of a first conductivity type and a second output transistor of a second conductivity type which are connected in series to each other. The first output transistor has a gate for receiving the first drive signal and one electrode for receiving the reference potential. The second output transistor has a gate for receiving the third drive signal and one electrode for receiving the power source potential.
摘要翻译：电平移位电路具有驱动电路和输出电路。驱动电路具有用于接收第一和第二偏置电位的钳位电路，输出小于第一偏置电位并且彼此互补的不小于参考电位的第一和第二驱动信号，并且还输出第三和第四驱动高于第二偏置电位的信号，不大于电源电位，彼此互补。输出电路具有彼此串联连接的第一导电类型的第一输出晶体管和第二导电类型的第二输出晶体管。第一输出晶体管具有用于接收第一驱动信号的栅极和用于接收参考电位的一个电极。第二输出晶体管具有用于接收第三驱动信号的栅极和用于接收电源电位的一个电极。

7. 发明授权

US07285944B2 DC-DC converter 有权
标题翻译： DC-DC转换器
公开(公告)号：US07285944B2
公开(公告)日：2007-10-23
申请号：US11523699
申请日：2006-09-20
申请人： Takuya Ishii , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
发明人： Takuya Ishii , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
IPC分类号： G05F1/40
CPC分类号： H02M3/156
摘要： A DC-DC converter for converting an input DC voltage to an output DC voltage has a switch element which is turned ON/OFF by a drive signal, a reference voltage source for outputting a first reference voltage when the switch element is ON or outputting a second reference voltage when the switch element is OFF, a capacitive element having one terminal connected to the reference voltage source, a charge/discharge circuit for discharging the capacitive element when the switch element is ON and charging the capacitive element when the switch element is OFF, a switch circuit for short-circuiting the capacitive element when the switch element is turned ON and OFF, and a comparison circuit for comparing the output DC voltage or a voltage at which the output DC voltage is detected with a voltage at the other terminal of the capacitive element and generating the drive signal.
摘要翻译：用于将输入DC电压转换为输出DC电压的DC-DC转换器具有通过驱动信号导通/截止的开关元件，用于当开关元件为ON时输出第一基准电压的基准电压源，或者输出当开关元件断开时的第二参考电压，具有连接到参考电压源的一个端子的电容元件，当开关元件接通时对电容元件进行放电的充电/放电电路，并且当开关元件断开时对电容元件充电开关电路，用于在开关元件接通和断开时短路电容元件;以及比较电路，用于将输出直流电压或检测到输出直流电压的电压与另一端的电压电容元件并产生驱动信号。

8. 发明申请

US20070063685A1 DC-DC converter 有权
公开(公告)号：US20070063685A1
公开(公告)日：2007-03-22
申请号：US11523699
申请日：2006-09-20
申请人： Takuya Ishii , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
发明人： Takuya Ishii , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
IPC分类号： G05F1/00
CPC分类号： H02M3/156
摘要： A DC-DC converter for converting an input DC voltage to an output DC voltage has a switch element which is turned ON/OFF by a drive signal, a reference voltage source for outputting a first reference voltage when the switch element is ON or outputting a second reference voltage when the switch element is OFF, a capacitive element having one terminal connected to the reference voltage source, a charge/discharge circuit for discharging the capacitive element when the switch element is ON and charging the capacitive element when the switch element is OFF, a switch circuit for short-circuiting the capacitive element when the switch element is turned ON and OFF, and a comparison circuit for comparing the output DC voltage or a voltage at which the output DC voltage is detected with a voltage at the other terminal of the capacitive element and generating the drive signal.

9. 发明授权

US07714562B2 Hysteretic switching regulator 有权
标题翻译：迟滞开关调节器
公开(公告)号：US07714562B2
公开(公告)日：2010-05-11
申请号：US11633635
申请日：2006-12-05
申请人： Richard Oswald , Tamotsu Yamamoto , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
发明人： Richard Oswald , Tamotsu Yamamoto , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
IPC分类号： G05F1/56
CPC分类号： H02M3/1563
摘要： A switching regulator circuit including a high-side switch and a low-side switch; an inductor having a first terminal coupled to a common terminal between the high-side switch and the low-side switch, and a second terminal coupled to an output terminal of the switching regulator circuit; a low-pass filter coupled to the first terminal of the inductor, where the low-pass filter is operative for generating a ramp signal based on the voltage signal present at the first terminal of the inductor; and a hysteretic comparator coupled to the low pass filter, where the hysteretic comparator receives the ramp signal as an input signal, and generates an output signal which is operative for controlling the operation of the high-side switch and the low-side switch.
摘要翻译：一种包括高侧开关和低侧开关的开关调节器电路; 电感器，其具有耦合到所述高侧开关和所述低侧开关之间的公共端子的第一端子，以及耦合到所述开关调节器电路的输出端子的第二端子; 耦合到电感器的第一端子的低通滤波器，其中低通滤波器用于基于存在于电感器的第一端子处的电压信号产生斜坡信号; 以及耦合到低通滤波器的迟滞比较器，其中滞后比较器接收斜坡信号作为输入信号，并且产生用于控制高侧开关和低侧开关的操作的输出信号。

10. 发明申请

US20070145965A1 Hysteretic switching regulator 有权
标题翻译：迟滞开关调节器
公开(公告)号：US20070145965A1
公开(公告)日：2007-06-28
申请号：US11633635
申请日：2006-12-05
申请人： Richard Oswald , Tamotsu Yamamoto , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
发明人： Richard Oswald , Tamotsu Yamamoto , Takashi Ryu , Hirohisa Tanabe , Masaaki Koto
IPC分类号： G05F1/00
CPC分类号： H02M3/1563
摘要： A switching regulator circuit including a high-side switch and a low-side switch; an inductor having a first terminal coupled to a common terminal between the high-side switch and the low-side switch, and a second terminal coupled to an output terminal of the switching regulator circuit; a low-pass filter coupled to the first terminal of the inductor, where the low-pass filter is operative for generating a ramp signal based on the voltage signal present at the first terminal of the inductor; and a hysteretic comparator coupled to the low pass filter, where the hysteretic comparator receives the ramp signal as an input signal, and generates an output signal which is operative for controlling the operation of the high-side switch and the low-side switch.
摘要翻译：一种包括高侧开关和低侧开关的开关调节器电路; 电感器，其具有耦合到所述高侧开关和所述低侧开关之间的公共端子的第一端子，以及耦合到所述开关调节器电路的输出端子的第二端子; 耦合到电感器的第一端子的低通滤波器，其中低通滤波器用于基于存在于电感器的第一端子处的电压信号产生斜坡信号; 以及耦合到低通滤波器的迟滞比较器，其中滞后比较器接收斜坡信号作为输入信号，并且产生用于控制高侧开关和低侧开关的操作的输出信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式