专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070195949A1 Encryption processing method and encryption processing device 有权
标题翻译：加密处理方法和加密处理装置
公开(公告)号：US20070195949A1
公开(公告)日：2007-08-23
申请号：US11653879
申请日：2007-01-17
申请人： Toshio Okochi , Takashi Endo , Takashi Watanabe , Tatsuya Kameyama , Shunsuke Ota
发明人： Toshio Okochi , Takashi Endo , Takashi Watanabe , Tatsuya Kameyama , Shunsuke Ota
IPC分类号： H04L9/28
CPC分类号： H04L9/003 , G06F21/72 , G06F21/75 , G06F21/755 , H04L2209/122
摘要： An increase in safety from attacks by use of hardware-like methods by small-sized hardware is achieved. An encryption processing device includes a logical circuit capable of programmably setting logics for executing cipher processing, a memory that stores plural pieces of logical configuration information corresponding to an identical cipher processing algorithm, and a CPU that selectively sets plural logics corresponding to an identical cipher processing algorithm in the logical circuit. Even in processing using an identical cipher key, by changing the logic of the logical circuit for each processing, power consumption in cipher processing can be varied, and places a timing in which malfunctions occur can be varied. Moreover, an increase in the scale of hardware for realizing plural logics can be curbed.
摘要翻译：实现了通过使用小型硬件的类似硬件的方法的攻击来提高安全性。加密处理装置包括能够可编程地设置用于执行密码处理的逻辑的逻辑电路，存储与相同密码处理算法相对应的多条逻辑配置信息的存储器，以及选择性地设置与相同的密码处理对应的多个逻辑的CPU 算法在逻辑电路中。即使在使用相同的加密密钥的处理中，通过改变每个处理的逻辑电路的逻辑，可以改变密码处理中的功耗，并且可以改变发生故障的定时。此外，可以抑制用于实现多个逻辑的硬件规模的增加。

2. 发明授权

US08266450B2 Information processing device, encryption method of instruction code, and decryption method of encrypted instruction code 失效
标题翻译：信息处理装置，指令码的加密方法以及加密指令码的解密方法
公开(公告)号：US08266450B2
公开(公告)日：2012-09-11
申请号：US12417856
申请日：2009-04-03
申请人： Takashi Endo , Toshio Okochi , Shunsuke Ota , Tatsuya Kameyama
发明人： Takashi Endo , Toshio Okochi , Shunsuke Ota , Tatsuya Kameyama
IPC分类号： G06F11/30
CPC分类号： G06F21/72 , G06F9/3017 , G06F9/30174 , G06F9/3867 , G06F21/71 , H04L9/0631 , H04L9/088 , H04L2209/125
摘要： It is possible to achieve the protection of software with reduced overhead. For example, a memory for storing an encrypted code prepared in advance and a decryptor module for decrypting the code are provided. The decryptor module includes, for example, a three-stage pipeline and a selector for selecting one output from the outputs of each stage of the pipeline. When a branch instruction is issued and subsequent inputs of the pipeline are in the order of CD′1, CD′2, . . . , the decryptor module outputs a first decrypted code by performing a one-stage pipeline process to CD′1. Next, the decryptor module outputs a second decrypted code by performing a two-stage pipeline process to CD′2, and the decryptor module outputs a third decrypted code by performing a three-stage pipeline process to CD′3 (and subsequent codes). Therefore, in particular, the overhead to CD′1 can be reduced.
摘要翻译：可以减少开销来实现对软件的保护。例如，提供用于存储预先准备的加密代码的存储器和用于解密代码的解密器模块。解密器模块包括例如三级流水线和用于从流水线的每个级的输出中选择一个输出的选择器。当发出分支指令并且管道的后续输入是CD'1，CD'2的顺序时。。。解码器模块通过对CD'1执行一级流水线处理来输出第一解密码。接下来，解码器模块通过对CD'2执行两级流水线处理来输出第二解密码，并且解密器模块通过对CD'3（和后续码）执行三级流水线处理来输出第三解密码。因此，特别地，CD'1的开销可以降低。

3. 发明授权

US08009827B2 Encryption processing method and encryption processing device 有权
标题翻译：加密处理方法和加密处理装置
公开(公告)号：US08009827B2
公开(公告)日：2011-08-30
申请号：US11653879
申请日：2007-01-17
申请人： Toshio Okochi , Takashi Endo , Takashi Watanabe , Tatsuya Kameyama , Shunsuke Ota
发明人： Toshio Okochi , Takashi Endo , Takashi Watanabe , Tatsuya Kameyama , Shunsuke Ota
IPC分类号： H04L9/28
CPC分类号： H04L9/003 , G06F21/72 , G06F21/75 , G06F21/755 , H04L2209/122
摘要： An increase in safety from attacks by use of hardware-like methods by small-sized hardware is achieved. An encryption processing device includes a logical circuit capable of programmably setting logics for executing cipher processing, a memory that stores plural pieces of logical configuration information corresponding to an identical cipher processing algorithm, and a CPU that selectively sets plural logics corresponding to an identical cipher processing algorithm in the logical circuit. Even in processing using an identical cipher key, by changing the logic of the logical circuit for each processing, power consumption in cipher processing can be varied, and places a timing in which malfunctions occur can be varied. Moreover, an increase in the scale of hardware for realizing plural logics can be curbed.
摘要翻译：实现了通过使用小型硬件的类似硬件的方法的攻击来提高安全性。加密处理装置包括能够可编程地设置用于执行密码处理的逻辑的逻辑电路，存储与相同密码处理算法相对应的多条逻辑配置信息的存储器，以及选择性地设置与相同的密码处理对应的多个逻辑的CPU 算法在逻辑电路中。即使在使用相同的加密密钥的处理中，通过改变每个处理的逻辑电路的逻辑，可以改变密码处理中的功耗，并且可以改变发生故障的定时。此外，可以抑制用于实现多个逻辑的硬件规模的增加。

4. 发明授权

US07664939B2 Method and apparatus for detecting false operation of computer 有权
标题翻译：检测计算机虚假操作的方法和装置
公开(公告)号：US07664939B2
公开(公告)日：2010-02-16
申请号：US11734361
申请日：2007-04-12
申请人： Takashi Endo , Toshio Okochi , Takashi Watanabe , Shunsuke Ota , Tatsuya Kameyama
发明人： Takashi Endo , Toshio Okochi , Takashi Watanabe , Shunsuke Ota , Tatsuya Kameyama
IPC分类号： G06F11/30 , G06F12/14 , G06F7/38 , G06F9/00
CPC分类号： G06F11/28 , G06F21/52
摘要： A program to be executed by a computer is divided into a plurality of code blocks, and, a unique code block ID is allotted to each code block. At the moment when the execution of the program is started, the code block ID corresponding to the execution start address is written in a memory, and in the case when the control transits from the code block to other code block, by use of code block operation values obtained beforehand from these two code block IDs thereof, the code block ID in the memory is updated, and it is judged whether the updated code block ID in the memory and the code block ID allotted to the code block as the execution objective are identical or not so that a control flow error is detected.
摘要翻译：要由计算机执行的程序被分成多个代码块，并且将唯一的代码块ID分配给每个代码块。在开始执行程序的时刻，与执行开始地址相对应的代码块ID被写入存储器中，并且在控制从代码块转移到其他代码块的情况下，通过使用代码块从这两个代码块ID预先获得的操作值，存储器中的代码块ID被更新，并且判断存储器中更新的代码块ID和作为执行目标分配给代码块的代码块ID是否是相同或不相同，从而检测到控制流量错误。

5. 发明申请

US20090254740A1 INFORMATION PROCESSING DEVICE, ENCRYPTION METHOD OF INSTRUCTION CODE, AND DECRYPTION METHOD OF ENCRYPTED INSTRUCTION CODE 失效
标题翻译：信息处理装置，指令编码加密方法和加密指令码的分解方法
公开(公告)号：US20090254740A1
公开(公告)日：2009-10-08
申请号：US12417856
申请日：2009-04-03
申请人： Takashi Endo , Toshio Okochi , Shunsuke Ota , Tatsuya Kameyama
发明人： Takashi Endo , Toshio Okochi , Shunsuke Ota , Tatsuya Kameyama
IPC分类号： H04L9/00 , G06F21/00 , G06F9/30
CPC分类号： G06F21/72 , G06F9/3017 , G06F9/30174 , G06F9/3867 , G06F21/71 , H04L9/0631 , H04L9/088 , H04L2209/125
摘要： It is possible to achieve the protection of software with reduced overhead. For example, a memory for storing an encrypted code prepared in advance and a decryptor module for decrypting the code are provided. The decryptor module includes, for example, a three-stage pipeline and a selector for selecting one output from the outputs of each stage of the pipeline. When a branch instruction is issued and subsequent inputs of the pipeline are in the order of CD′1, CD′2, . . . , the decryptor module outputs a first decrypted code by performing a one-stage pipeline process to CD′1. Next, the decryptor module outputs a second decrypted code by performing a two-stage pipeline process to CD′2, and the decryptor module outputs a third decrypted code by performing a three-stage pipeline process to CD′3 (and subsequent codes). Therefore, in particular, the overhead to CD′1 can be reduced.
摘要翻译：可以减少开销来实现对软件的保护。例如，提供用于存储预先准备的加密代码的存储器和用于解密代码的解密器模块。解密器模块包括例如三级流水线和用于从流水线的每个级的输出中选择一个输出的选择器。当发出分支指令并且管道的后续输入是CD'1，CD'2的顺序时。。。解码器模块通过对CD'1执行一级流水线处理来输出第一解密码。接下来，解码器模块通过对CD'2执行两级流水线处理来输出第二解密码，并且解密器模块通过对CD'3（和后续码）执行三级流水线处理来输出第三解密码。因此，特别地，CD'1的开销可以降低。

6. 发明申请

US20070255980A1 METHOD AND APPARATUS FOR DETECTING FALSE OPERATION OF COMPUTER 有权
标题翻译：用于检测计算机虚拟操作的方法和装置
公开(公告)号：US20070255980A1
公开(公告)日：2007-11-01
申请号：US11734361
申请日：2007-04-12
申请人： Takashi ENDO , Toshio Okochi , Takashi Watanabe , Shunsuke Ota , Tatsuya Kameyama
发明人： Takashi ENDO , Toshio Okochi , Takashi Watanabe , Shunsuke Ota , Tatsuya Kameyama
IPC分类号： G06F11/00
CPC分类号： G06F11/28 , G06F21/52
摘要： A program to be executed by a computer is divided into a plurality of code blocks, and, a unique code block ID is allotted to each code block. At the moment when the execution of the program is started, the code block ID corresponding to the execution start address is written in a memory, and in the case when the control transits from the code block to other code block, by use of code block operation values obtained beforehand from these two code block IDs thereof, the code block ID in the memory is updated, and it is judged whether the updated code block ID in the memory and the code block ID allotted to the code block as the execution objective are identical or not so that a control flow error is detected.
摘要翻译：要由计算机执行的程序被分成多个代码块，并且将唯一的代码块ID分配给每个代码块。在开始执行程序的时刻，与执行开始地址相对应的代码块ID被写入存储器中，并且在控制从代码块转移到其他代码块的情况下，通过使用代码块从这两个代码块ID预先获得的操作值被更新，存储器中的代码块ID被更新，并且判断存储器中更新的代码块ID和作为执行目标分配给代码块的代码块ID是否是相同或不相同，从而检测到控制流量错误。

7. 发明申请

US20080271001A1 METHOD OF GENERATING PROGRAM, INFORMATION PROCESSING DEVICE AND MICROCOMPUTER 审中-公开
标题翻译：产生程序，信息处理设备和微型计算机的方法
公开(公告)号：US20080271001A1
公开(公告)日：2008-10-30
申请号：US11853058
申请日：2007-09-11
申请人： Yo Nonomura , Shunsuke Ota , Takashi Endo , Takashi Tsukamoto , Ichiro Kyushima , Hiromi Nagayama , Kenichi Hirane , Yoshiyuki Amanuma
发明人： Yo Nonomura , Shunsuke Ota , Takashi Endo , Takashi Tsukamoto , Ichiro Kyushima , Hiromi Nagayama , Kenichi Hirane , Yoshiyuki Amanuma
IPC分类号： G06F9/45
CPC分类号： G06F21/77 , G06F8/41 , G06F21/125
摘要： In programming in high-level language, a method of generating a program supporting external specifications for generating secure codes having high tamper-resistance and automatically generating an executable program having tamper-resistance with regard to a portion designated by a user is provided. A syntax analysis step, an intermediate representation generation step, a register allocation step, an optimization processing step, an assembly language generation step, a machine language generation step and a machine language program linkage step are executed. And between finish of reading of the source program and generating the executable program, a tamper-resistant code insertion step of automatically generating a code having tamper-resistance coping with unjust analysis of an operation content of the executable program is executed to the source program, the intermediate representation, the assembly language program or the machine language program based on an instruction of a user.
摘要翻译：在高级语言编程中，提供一种产生支持用于生成具有高抗篡改性的安全代码的外部规范的程序的方法，并且自动生成关于由用户指定的部分具有防篡改的可执行程序。执行语法分析步骤，中间表示生成步骤，寄存器分配步骤，优化处理步骤，汇编语言生成步骤，机器语言生成步骤和机器语言程序链接步骤。并且在源程序的读取完成和生成可执行程序之间，对源程序执行防篡改代码插入步骤，其自动产生具有防篡改的代码，并对不可执行程序的操作内容进行不正确的分析，中间表示，汇编语言程序或基于用户的指令的机器语言程序。

8. 发明申请

US20110264893A1 DATA PROCESSOR AND IC CARD 审中-公开
标题翻译：数据处理器和IC卡
公开(公告)号：US20110264893A1
公开(公告)日：2011-10-27
申请号：US13091899
申请日：2011-04-21
申请人： Takashi ENDO , Shunsuke Ota
发明人： Takashi ENDO , Shunsuke Ota
IPC分类号： G06F9/312
CPC分类号： G06F9/30145 , G06F21/554 , G06F21/71
摘要： The data processor includes: a memory device for storing a program compiled by a compiler; and CPU operable to fetch an instruction code included by a program stored in the memory device. Further, the data processor has a filter for judging an instruction code which the compiler never outputs to limit, in action, CPU in case that CPU fetches the instruction code, which limits, in action, CPU in the case where the program is rewritten by not only an undefined instruction, but also an instruction other than an undefined instruction. The level of security is increased by limiting, in action, CPU.
摘要翻译：数据处理器包括：存储装置，用于存储由编译器编译的程序; 以及CPU，其可操作以获取由存储在所述存储器件中的程序所包括的指令代码。此外，数据处理器具有用于判断编译器从不输出的指令代码的过滤器，以在CPU取出指令代码的情况下执行CPU来限制，CPU在程序被重写时不仅是一个未定义的指令，而且还是一个指令，而不是一个未定义的指令。通过限制CPU的安全性来提高安全级别。

9. 发明授权

US07633692B2 Moving apparatus 失效
公开(公告)号：US07633692B2
公开(公告)日：2009-12-15
申请号：US12234436
申请日：2008-09-19
申请人： Shunsuke Ota
发明人： Shunsuke Ota
IPC分类号： G02B7/02 , G02B15/14
CPC分类号： G03F7/70825 , G03F7/70141
摘要： A moving apparatus includes a cylindrical cam barrel provided with a cam groove; a moving member configured to be rotated relative to the cam barrel and moved in a perpendicular direction that is an axis direction of the cam barrel; and a bearing for supporting a support shaft fixed on the moving member in the cam groove, wherein when viewed from the axis direction of the support shaft, a contact position F between the bearing and the cam groove is located closer to the side of the rotation center axis of the moving member than the axis line of the support shaft.

10. 发明申请

US20120072914A1 CLOUD COMPUTING SYSTEM AND METHOD FOR CONTROLLING SAME 有权
标题翻译：云计算系统及其控制方法
公开(公告)号：US20120072914A1
公开(公告)日：2012-03-22
申请号：US13227821
申请日：2011-09-08
申请人： Shunsuke Ota
发明人： Shunsuke Ota
IPC分类号： G06F9/46
CPC分类号： G06F9/5022 , G06F9/455 , G06F9/5072
摘要： A management application refers to an application management table, and acquires the operation states of all VMs included in an additional application of which the priority related to the execution of a job that has requested from the image forming apparatus. The management application detects the additional application including only VM that is not executing processing based on the operation states of the acquired VMs, and deletes the VM included in the detected additional application.
摘要翻译：管理应用程序是指应用程序管理表，并且获取包括在附加应用程序中的与执行从图像形成装置请求的作业相关的优先级的所有VM的操作状态。管理应用程序基于所获取的VM的操作状态检测附加应用，仅包括不执行处理的VM，并且删除检测到的附加应用中包括的VM。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式